# Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual 

## Volume 2 (2A \& 2B): Instruction Set Reference, A-Z

NOTE: The Intel 64 and IA-32 Architectures Software Developer's Manual consists of three volumes: Basic Architecture, Order Number 253665; Instruction Set Reference A-Z, Order Number 325383; System Programming Guide, Order Number 325384. Refer to all three volumes when evaluating your design needs.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The Intel ${ }^{\circledR} 64$ architecture processors may contain design defects or errors known as errata. Current characterized errata are available on request.
Intel ${ }^{\circledR}$ Hyper-Threading Technology requires a computer system with an Intel ${ }^{\circledR}$ processor supporting HyperThreading Technology and an Intel ${ }^{\circledR}$ HT Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. For more information, see http://www.intel.com/technology/hyperthread/index.htm; including details on which processors support Intel HT Technology.
Intel ${ }^{\circledR}$ Virtualization Technology requires a computer system with an enabled Intel ${ }^{\circledR}$ processor, BIOS, virtual machine monitor (VMM) and for some uses, certain platform software enabled for it. Functionality, performance or other benefits will_vary depending on hardware and software configurations. Intel ${ }^{\circledR}$ Virtualization Technology-enabled BIOS and VMM applications are currently in development.
64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel ${ }^{\circledR} 64$ architecture. Processors will not operate (including 32-bit operation) without an Intel ${ }^{\circledR} 64$ architecture-enabled BIOS. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.
Intel, Pentium, Intel Xeon, Intel NetBurst, Intel Core, Intel Core Solo, Intel Core Duo, Intel Core 2 Duo, Intel Core 2 Extreme, Intel Pentium D, Itanium, Intel SpeedStep, MMX, Intel Atom, and VTune are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
*Other names and brands may be claimed as the property of others.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel's website at http://www.intel.com

## CONTENTS

PAGE

CHAPTER 1
ABOUT THIS MANUAL
1.1 IA-32 PROCESSORS COVERED IN THIS MANUAL ..... 1-1
1.2 OVERVIEW OF VOLUME 2A AND 2B: INSTRUCTION SET REFERENCE ..... 1-3
1.3 NOTATIONAL CONVENTIONS ..... 1-4
1.3.1 Bit and Byte Order ..... 1-4
1.3.2 Reserved Bits and Software Compatibility ..... 1-5
1.3.3 Instruction Operands ..... 1-6
1.3.4 Hexadecimal and Binary Numbers ..... 1-6
1.3.5 Segmented Addressing ..... 1-6
1.3.6 Exceptions ..... 1-7
1.3.7 A New Syntax for CPUID, CR, and MSR Values ..... 1-7
1.4 RELATED LITERATURE ..... 1-8
CHAPTER 2
INSTRUCTION FORMAT
2.1 INSTRUCTION FORMAT FOR PROTECTED MODE, REAL-ADDRESS MODE, AND VIRTUAL-8086 MODE ..... 2-1
2.1.1 Instruction Prefixes ..... 2-1
2.1.2 Opcodes ..... 2-3
2.1.3 ModR/M and SIB Bytes ..... 2-4
2.1.4 Displacement and Immediate Bytes ..... 2-4
2.1.5 Addressing-Mode Encoding of ModR/M and SIB Bytes ..... 2-4
2.2 IA-32E MODE ..... 2-9
2.2.1 REX Prefixes ..... 2-9
2.2.1.1 Encoding ..... 2-10
2.2.1.2 More on REX Prefix Fields ..... 2-10
2.2.1.3 Displacement ..... 2-13
2.2.1.4 Direct Memory-Offset MOVs ..... 2-13
2.2.1.5 Immediates ..... 2-14
2.2.1.6 RIP-Relative Addressing ..... 2-14
2.2.1.7 Default 64-Bit Operand Size ..... 2-15
2.2.2 Additional Encodings for Control and Debug Registers ..... 2-15
2.3 INTEL ${ }^{\bullet}$ ADVANCED VECTOR EXTENSIONS (INTEL® AVX) ..... 2-16
2.3.1 Instruction Format ..... 2-16
2.3.2 VEX and the LOCK prefix ..... 2-17
2.3.3 VEX and the 66H, F2H, and F3H prefixes. ..... 2-17
2.3.4 VEX and the REX prefix ..... 2-17
2.3.5 The VEX Prefix ..... 2-17
2.3.5.1 VEX Byte 0, bits[7:0] ..... 2-20
2.3.5.2 VEX Byte 1, bit [7] - 'R' ..... 2-20
2.3.5.3 3-byte VEX byte 1, bit[6] - 'X' ..... 2-20
2.3.5.4 3-byte VEX byte 1, bit[5] - 'B' ..... 2-20
PAGE
2.3.5.5 3-byte VEX byte 2, bit[7] - 'W' ..... 2-20
2.3.5.6 2-byte VEX Byte 1, bits[6:3] and 3-byte VEX Byte 2, bits [6:3]- 'vvvv' the Source or dest Register Specifier ..... 2-21
2.3.6 Instruction Operand Encoding and VEX.vvvv, ModR/M ..... 2-22
2.3.6.1 3 -byte VEX byte 1, bits[4:0] - "m-mmmm" ..... 2-23
2.3.6.2 2-byte VEX byte 1, bit[2], and 3-byte VEX byte 2, bit [2]- "L". ..... 2-24
2.3.6.3 2-byte VEX byte 1, bits[1:0], and 3-byte VEX byte 2, bits [1:0]- "pp" ..... 2-24
2.3.7 The Opcode Byte ..... 2-25
2.3.8 The MODRM, SIB, and Displacement Bytes ..... 2-25
2.3.9 The Third Source Operand (Immediate Byte). ..... 2-25
2.3.10 AVX Instructions and the Upper 128-bits of YMM registers ..... 2-25
2.3.10.1 Vector Length Transition and Programming Considerations ..... 2-25
2.3.11 AVX Instruction Length ..... 2-26
2.4 INSTRUCTION EXCEPTION SPECIFICATION ..... 2-26
2.4.1 Exceptions Type 1 (Aligned memory reference) ..... 2-31
2.4.2 ExceptionsType 2 (>=16 Byte Memory Reference, Unaligned). ..... 2-32
2.4.3 Exceptions Type 3 (<16 Byte memory argument) ..... 2-33
2.4.4 Exceptions Type 4 (>=16 Byte mem arg no alignment, no floating-point exceptions) ..... 2-34
2.4.5 Exceptions Type 5 (<16 Byte mem arg and no FP exceptions). ..... 2-35
2.4.6 Exceptions Type 6 (VEX-Encoded Instructions Without Legacy SSE Analogues). ..... 2-36
2.4.7 Exceptions Type 7 (No FP exceptions, no memory arg). ..... 2-37
2.4.8 Exceptions Type 8 (AVX and no memory argument) ..... 2-38
CHAPTER 3
INSTRUCTION SET REFERENCE, A-M
3.1 INTERPRETING THE INSTRUCTION REFERENCE PAGES ..... 3-1
3.1.1 Instruction Format ..... 3-1
3.1.1.1 Opcode Column in the Instruction Summary Table (Instructions without VEX prefix). ..... 3-2
3.1.1.2 Opcode Column in the Instruction Summary Table (Instructions with VEX prefix) ..... 3-4
3.1.1.3 Instruction Column in the Opcode Summary Table ..... 3-6
3.1.1.4 Operand Encoding Column in the Instruction Summary Table ..... 3-9
3.1.1.5 64/32-bit Mode Column in the Instruction Summary Table ..... 3-10
3.1.1.6 CPUID Support Column in the Instruction Summary Table. ..... 3-11
3.1.1.7 Description Column in the Instruction Summary Table ..... 3-11
3.1.1.8 Description Section ..... 3-11
3.1.1.9 Operation Section. ..... 3-11
3.1.1.10 Intel ${ }^{\circ}$ C/C++ Compiler Intrinsics Equivalents Section ..... 3-15
3.1.1.11 Flags Affected Section ..... 3-18
3.1.1.12 FPU Flags Affected Section. ..... 3-18
3.1.1.13 Protected Mode Exceptions Section ..... 3-19
3.1.1.14 Real-Address Mode Exceptions Section ..... 3-20
3.1.1.15 Virtual-8086 Mode Exceptions Section ..... 3-20
3.1.1.16 Floating-Point Exceptions Section. ..... 3-20
3.1.1.17 SIMD Floating-Point Exceptions Section ..... 3-21
3.1.1.18 Compatibility Mode Exceptions Section ..... 3-21
PAGE
3.1.1.19 64-Bit Mode Exceptions Section ..... 3-21
3.2 INSTRUCTIONS (A-M) ..... 3-22
AAA-ASCII Adjust After Addition ..... 3-23
AAD-ASCII Adjust AX Before Division ..... 3-25
AAM—ASCII Adjust AX After Multiply ..... 3-27
AAS—ASCII Adjust AL After Subtraction ..... 3-29
ADC—Add with Carry ..... 3-31
ADD-Add. ..... 3-35
ADDPD—Add Packed Double-Precision Floating-Point Values ..... 3-38
ADDPS—Add Packed Single-Precision Floating-Point Values ..... 3-40
ADDSD—Add Scalar Double-Precision Floating-Point Values ..... 3-42
ADDSS—Add Scalar Single-Precision Floating-Point Values ..... 3-44
ADDSUBPD-Packed Double-FP Add/Subtract ..... 3-46
ADDSUBPS—Packed Single-FP Add/Subtract ..... 3-49
AESDEC-Perform One Round of an AES Decryption Flow . ..... 3-52
AESDECLAST-Perform Last Round of an AES Decryption Flow ..... 3-54
AESENC-Perform One Round of an AES Encryption Flow ..... 3-56
AESENCLAST-Perform Last Round of an AES Encryption Flow ..... 3-58
AESIMC-Perform the AES InvMixColumn Transformation ..... 3-60
AESKEYGENASSIST-AES Round Key Generation Assist. ..... 3-62
AND-Logical AND ..... 3-64
ANDPD—Bitwise Logical AND of Packed Double-Precision Floating-Point Values ..... 3-67
ANDPS—Bitwise Logical AND of Packed Single-Precision Floating-Point Values ..... 3-69
ANDNPD—Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values ..... 3-71
ANDNPS—Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values ..... 3-73
ARPL—Adjust RPL Field of Segment Selector ..... 3-75
BLENDPD - Blend Packed Double Precision Floating-Point Values ..... 3-78
BLENDPS - Blend Packed Single Precision Floating-Point Values ..... 3-80
BLENDVPD - Variable Blend Packed Double Precision Floating-Point Values ..... 3-83
BLENDVPS - Variable Blend Packed Single Precision Floating-Point Values ..... 3-86
BOUND-Check Array Index Against Bounds ..... 3-89
BSF-Bit Scan Forward ..... 3-92
BSR—Bit Scan Reverse ..... 3-95
BSWAP-Byte Swap ..... 3-98
BT-Bit Test ..... 3-100
BTC-Bit Test and Complement ..... 3-103
BTR-Bit Test and Reset ..... 3-106
BTS-Bit Test and Set ..... 3-109
CALL-Call Procedure ..... 3-112
CBW/CWDE/CDQE—Convert Byte to Word/Convert Word to Doubleword/Convert
Doubleword to Quadword ..... 3-131
CLC-Clear Carry Flag ..... 3-133
CLD-Clear Direction Flag ..... 3-134
CLFLUSH-Flush Cache Line ..... 3-135
CLI - Clear Interrupt Flag ..... 3-137
PAGE
CLTS-Clear Task-Switched Flag in CRO ..... 3-140
CMC-Complement Carry Flag. .....  3-142
CMOVcc-Conditional Move ..... 3-143
CMP-Compare Two Operands ..... 3-150
CMPPD-Compare Packed Double-Precision Floating-Point Values .....  3-153
CMPPS-Compare Packed Single-Precision Floating-Point Values. ..... 3-163
CMPS/CMPSB/CMPSW/CMPSD/CMPSQ—Compare String Operands ..... 3-170
CMPSD-Compare Scalar Double-Precision Floating-Point Values. ..... 3-176
CMPSS-Compare Scalar Single-Precision Floating-Point Values ..... 3-182
CMPXCHG-Compare and Exchange ..... 3-188
CMPXCHG8B/CMPXCHG16B—Compare and Exchange Bytes ..... 3-191
COMISD-Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS ..... 3-194
COMISS—Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS ..... 3-196
CPUID-CPU Identification ..... 3-198
CRC32 - Accumulate CRC32 Value ..... 3-236
CVTDQ2PD—Convert Packed Dword Integers to Packed Double-Precision FP Values. ..... 3-240
CVTDQ2PS—Convert Packed Dword Integers to Packed Single-Precision FP Values. ..... 3-243
CVTPD2DQ—Convert Packed Double-Precision FP Values to Packed Dword Integers ..... 3-245
CVTPD2PI—Convert Packed Double-Precision FP Values to Packed Dword Integers ..... 3-248
CVTPD2PS—Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values. ..... 3-250
CVTPI2PD - Convert Packed Dword Integers to Packed Double-Precision FP Values. ..... 3-253
CVTPI2PS—Convert Packed Dword Integers to Packed Single-Precision FP Values. ..... 3-255
CVTPS2DQ - Convert Packed Single-Precision FP Values to Packed Dword Integers ..... 3-257
CVTPS2PD—Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values. ..... 3-259
CVTPS2PI—Convert Packed Single-Precision FP Values to Packed Dword Integers ..... 3-262
CVTSD2SI-Convert Scalar Double-Precision FP Value to Integer ..... 3-264
CVTSD2SS—Convert Scalar Double-Precision FP Value to Scalar Single-Precision FP Value. ..... 3-266
CVTSI2SD—Convert Dword Integer to Scalar Double-Precision FP Value ..... 3-268
CVTSI2SS—Convert Dword Integer to Scalar Single-Precision FP Value. ..... 3-270
CVTSS2SD-Convert Scalar Single-Precision FP Value to Scalar Double-Precision FP
Value. ..... 3-272
CVTSS2SI-Convert Scalar Single-Precision FP Value to Dword Integer. ..... 3-274
CVTTPD2DQ—Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers. ..... 3-276

PAGE

CVTTPD2PI-Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers ..... 3-279
CVTTPS2DQ - Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers ..... 3-281
CVTTPS2PI—Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers ..... 3-284
CVTTSD2SI-Convert with Truncation Scalar Double-Precision FP Value to Signed Integer. ..... 3-286
CVTTSS2SI-Convert with Truncation Scalar Single-Precision FP Value to Dword Integer ..... 3-288
CWD/CDQ/CQO - Convert Word to Doubleword/Convert Doubleword to Quadword3 ..... 3-290
DAA-Decimal Adjust AL after Addition ..... 3-292
DAS—Decimal Adjust AL after Subtraction ..... 3-294
DEC-Decrement by 1 ..... 3-296
DIV-Unsigned Divide ..... 3-299
DIVPD—Divide Packed Double-Precision Floating-Point Values ..... 3-303
DIVPS—Divide Packed Single-Precision Floating-Point Values ..... 3-305
DIVSD—Divide Scalar Double-Precision Floating-Point Values ..... 3-307
DIVSS—Divide Scalar Single-Precision Floating-Point Values. . ..... 3-309
DPPD — Dot Product of Packed Double Precision Floating-Point Values ..... 3-311
DPPS - Dot Product of Packed Single Precision Floating-Point Values ..... 3-314
EMMS-Empty MMX Technology State ..... 3-317
ENTER-Make Stack Frame for Procedure Parameters ..... 3-319
EXTRACTPS - Extract Packed Single Precision Floating-Point Value ..... 3-323
F2XM1-Compute 2x-1 ..... 3-325
FABS-Absolute Value ..... 3-327
FADD/FADDP/FIADD-Add ..... 3-329
FBLD—Load Binary Coded Decimal. ..... 3-333
FBSTP-Store BCD Integer and Pop ..... 3-335
FCHS—Change Sign ..... 3-338
FCLEX/FNCLEX—Clear Exceptions ..... 3-340
FCMOVcc-Floating-Point Conditional Move ..... 3-342
FCOMI/FCOMIP/ FUCOMI/FUCOMIP-Compare Floating Point Values and Set EFLAGS ..... 3-348
FCOS-Cosine ..... 3-351
FDECSTP—Decrement Stack-Top Pointer ..... 3-353
FDIV/FDIVP/FIDIV—Divide ..... 3-355
FDIVR/FDIVRP/FIDIVR-Reverse Divide ..... 3-359
FFREE-Free Floating-Point Register ..... 3-363
FICOM/FICOMP-Compare Integer ..... 3-364
FILD-Load Integer ..... 3-367
FINCSTP-Increment Stack-Top Pointer ..... 3-369
FINIT/FNINIT-Initialize Floating-Point Unit. ..... 3-371
FIST/FISTP-Store Integer ..... 3-373
FISTTP-Store Integer with Truncation ..... 3-377
FLD-Load Floating Point Value ..... 3-380
FLD1/FLDL2T/FLDL2E/FLDPI/FLDLG2/FLDLN2/FLDZ-Load Constant ..... 3-383
PAGE
FLDCW-Load x87 FPU Control Word. ..... 3-385
FLDENV-Load x87 FPU Environment ..... 3-387
FMUL/FMULP/FIMUL—Multiply ..... 3-390
FNOP-No Operation ..... 3-394
FPATAN-Partial Arctangent ..... 3-395
FPREM-Partial Remainder ..... 3-398
FPREM1—Partial Remainder ..... 3-401
FPTAN-Partial Tangent. ..... 3-404
FRNDINT-Round to Integer ..... 3-407
FRSTOR-Restore x87 FPU State ..... 3-409
FSAVE/FNSAVE-Store x87 FPU State ..... 3-412
FSCALE-Scale ..... 3-416
FSIN-Sine ..... 3-418
FSINCOS-Sine and Cosine ..... 3-420
FSQRT-Square Root. ..... 3-423
FST/FSTP-Store Floating Point Value ..... 3-425
FSTCW/FNSTCW-Store x87 FPU Control Word ..... 3-428
FSTENV/FNSTENV-Store x87 FPU Environment ..... 3-431
FSTSW/FNSTSW-Store x87 FPU Status Word. ..... 3-434
FSUB/FSUBP/FISUB-Subtract ..... 3-437
FSUBR/FSUBRP/FISUBR-Reverse Subtract ..... 3-441
FTST-TEST ..... 3-445
FUCOM/FUCOMP/FUCOMPP-Unordered Compare Floating Point Values ..... 3-447
FXAM-Examine ModR/M. ..... 3-450
FXCH-Exchange Register Contents .....  3-452
FXRSTOR-Restore x87 FPU, MMX , XMM, and MXCSR State ..... 3-454
FXSAVE-Save x87 FPU, MMX Technology, and SSE State ..... 3-458
FXTRACT-Extract Exponent and Significand ..... 3-468
FYL2X-Compute y * $\log 2 x$ .....  3-470
FYL2XP1-Compute y $\log 2(x+1)$ ..... 3-472
HADDPD—Packed Double-FP Horizontal Add. ..... 3-474
HADDPS—Packed Single-FP Horizontal Add. ..... 3-477
HLT-Halt ..... 3-481
HSUBPD—Packed Double-FP Horizontal Subtract ..... 3-483
HSUBPS-Packed Single-FP Horizontal Subtract ..... 3-486
IDIV-Signed Divide ..... 3-490
IMUL-Signed Multiply . ..... 3-494
IN-Input from Port ..... 3-499
INC-Increment by 1 ..... 3-501
INS/INSB/INSW/INSD-Input from Port to String ..... 3-504
INSERTPS - Insert Packed Single Precision Floating-Point Value ..... 3-509
INT n/INTO/INT 3-Call to Interrupt Procedure. ..... 3-513
INVD-Invalidate Internal Caches. ..... 3-529
INVLPG—Invalidate TLB Entry ..... 3-531
IRET/IRETD-Interrupt Return ..... 3-533
Jcc-Jump if Condition Is Met ..... 3-544
JMP-Jump ..... 3-552

PAGE
LAHF-Load Status Flags into AH Register. ..... 3-563
LAR-Load Access Rights Byte ..... 3-565
LDDQU-Load Unaligned Integer 128 Bits ..... 3-569
LDMXCSR-Load MXCSR Register ..... 3-571
LDS/LES/LFS/LGS/LSS—Load Far Pointer ..... 3-573
LEA-Load Effective Address ..... 3-579
LEAVE-High Level Procedure Exit ..... 3-582
LFENCE-Load Fence ..... 3-584
LGDT/LIDT—Load Global/Interrupt Descriptor Table Register. ..... 3-586
LLDT-Load Local Descriptor Table Register ..... 3-589
LMSW-Load Machine Status Word ..... 3-592
LOCK—Assert LOCK\# Signal Prefix ..... 3-594
LODS/LODSB/LODSW/LODSD/LODSQ-Load String ..... 3-596
LOOP/LOOPcc-Loop According to ECX Counter ..... 3-600
LSL-Load Segment Limit ..... 3-603
LTR-Load Task Register ..... 3-607
MASKMOVDQU-Store Selected Bytes of Double Quadword ..... 3-610
VMASKMOV-Conditional SIMD Packed Loads and Stores ..... 3-612
MASKMOVQ - Store Selected Bytes of Quadword ..... 3-616
MAXPD—Return Maximum Packed Double-Precision Floating-Point Values ..... 3-618
MAXPS—Return Maximum Packed Single-Precision Floating-Point Values ..... 3-621
MAXSD—Return Maximum Scalar Double-Precision Floating-Point Value ..... 3-624
MAXSS—Return Maximum Scalar Single-Precision Floating-Point Value ..... 3-626
MFENCE-Memory Fence ..... 3-628
MINPD—Return Minimum Packed Double-Precision Floating-Point Values ..... 3-630
MINPS—Return Minimum Packed Single-Precision Floating-Point Values ..... 3-633
MINSD-Return Minimum Scalar Double-Precision Floating-Point Value ..... 3-636
MINSS—Return Minimum Scalar Single-Precision Floating-Point Value ..... 3-638
MONITOR-Set Up Monitor Address ..... 3-640
MOV-Move ..... 3-643
MOV—Move to/from Control Registers. ..... 3-650
MOV-Move to/from Debug Registers ..... 3-654
MOVAPD—Move Aligned Packed Double-Precision Floating-Point Values ..... 3-656
MOVAPS-Move Aligned Packed Single-Precision Floating-Point Values . ..... 3-659
MOVBE-Move Data After Swapping Bytes ..... 3-662
MOVD/MOVQ—Move Doubleword/Move Quadword ..... 3-665
MOVDDUP-Move One Double-FP and Duplicate ..... 3-668
MOVDQA-Move Aligned Double Quadword ..... 3-671
MOVDQU-Move Unaligned Double Quadword ..... 3-674
MOVDQ2Q—Move Quadword from XMM to MMX Technology Register ..... 3-677
MOVHLPS— Move Packed Single-Precision Floating-Point Values High to Low ..... 3-679
MOVHPD—Move High Packed Double-Precision Floating-Point Value ..... 3-681
MOVHPS—Move High Packed Single-Precision Floating-Point Values ..... 3-683
MOVLHPS—Move Packed Single-Precision Floating-Point Values Low to High ..... 3-685
MOVLPD-Move Low Packed Double-Precision Floating-Point Value ..... 3-687
MOVLPS—Move Low Packed Single-Precision Floating-Point Values ..... 3-689
MOVMSKPD-Extract Packed Double-Precision Floating-Point Sign Mask. ..... 3-691
PAGE
MOVMSKPS—Extract Packed Single-Precision Floating-Point Sign Mask ..... 3-693
MOVNTDQA - Load Double Quadword Non-Temporal Aligned Hint ..... 3-696
MOVNTDQ-Store Double Quadword Using Non-Temporal Hint ..... 3-699
MOVNTI-Store Doubleword Using Non-Temporal Hint ..... 3-701
MOVNTPD-Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint ..... 3-703
MOVNTPS—Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint ..... 3-705
MOVNTQ—Store of Quadword Using Non-Temporal Hint ..... 3-707
MOVQ-Move Quadword ..... 3-709
MOVQ2DQ—Move Quadword from MMX Technology to XMM Register ..... 3-711
MOVS/MOVSB/MOVSW/MOVSD/MOVSQ—Move Data from String to String ..... 3-713
MOVSD-Move Scalar Double-Precision Floating-Point Value ..... 3-718
MOVSHDUP—Move Packed Single-FP High and Duplicate ..... 3-721
MOVSLDUP-Move Packed Single-FP Low and Duplicate. ..... 3-724
MOVSS—Move Scalar Single-Precision Floating-Point Values ..... 3-727
MOVSX/MOVSXD-Move with Sign-Extension ..... 3-730
MOVUPD-Move Unaligned Packed Double-Precision Floating-Point Values ..... 3-733
MOVUPS—Move Unaligned Packed Single-Precision Floating-Point Values ..... 3-736
MOVZX - Move with Zero-Extend ..... 3-739
MPSADBW - Compute Multiple Packed Sums of Absolute Difference ..... 3-741
MUL—Unsigned Multiply ..... 3-746
MULPD—Multiply Packed Double-Precision Floating-Point Values ..... 3-749
MULPS-Multiply Packed Single-Precision Floating-Point Values ..... 3-751
MULSD—Multiply Scalar Double-Precision Floating-Point Values ..... 3-753
MULSS—Multiply Scalar Single-Precision Floating-Point Values ..... 3-755
MWAIT-Monitor Wait ..... 3-757
CHAPTER 4
INSTRUCTION SET REFERENCE, N-Z
4.1 IMM8 CONTROL BYTE OPERATION FOR PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM 4-1
4.1.1 General Description ..... 4-1
4.1.2 Source Data Format ..... 4-2
4.1.3 Aggregation Operation ..... 4-3
4.1.4 Polarity. ..... 4-4
4.1.5 Output Selection ..... 4-5
4.1.6 Valid/Invalid Override of Comparisons ..... 4-6
4.1.7 Summary of Im8 Control byte ..... 4-7
4.1.8 Diagram Comparison and Aggregation Process ..... 4-8
4.2 INSTRUCTIONS (N-Z) ..... 4-8
NEG—Two's Complement Negation. ..... 4-9
NOP-No Operation ..... 4-12
NOT-One's Complement Negation ..... 4-14
OR-Logical Inclusive OR ..... 4-16
ORPD—Bitwise Logical OR of Double-Precision Floating-Point Values ..... 4-19
ORPS—Bitwise Logical OR of Single-Precision Floating-Point Values ..... 4-21
PAGE
OUT-Output to Port ..... 4-23
OUTS/OUTSB/OUTSW/OUTSD—Output String to Port ..... 4-26
PABSB/PABSW/PABSD - Packed Absolute Value ..... 4-32
PACKSSWB/PACKSSDW—Pack with Signed Saturation ..... 4-36
PACKUSDW - Pack with Unsigned Saturation ..... 4-41
PACKUSWB—Pack with Unsigned Saturation ..... 4-43
PADDB/PADDW/PADDD-Add Packed Integers ..... 4-46
PADDQ - Add Packed Quadword Integers ..... 4-50
PADDSB/PADDSW—Add Packed Signed Integers with Signed Saturation. ..... 4-52
PADDUSB/PADDUSW—Add Packed Unsigned Integers with Unsigned Saturation ..... 4-55
PALIGNR — Packed Align Right ..... 4-58
PAND-Logical AND. ..... 4-60
PANDN-Logical AND NOT ..... 4-62
PAUSE-Spin Loop Hint ..... 4-64
PAVGB/PAVGW—Average Packed Integers ..... 4-66
PBLENDVB - Variable Blend Packed Bytes ..... 4-69
PBLENDW - Blend Packed Words ..... 4-73
PCLMULQDQ - Carry-Less Multiplication Quadword ..... 4-75
PCMPEQB/PCMPEQW/PCMPEQD - Compare Packed Data for Equal ..... 4-79
PCMPEQQ - Compare Packed Qword Data for Equal. ... ..... 4-83
PCMPESTRI - Packed Compare Explicit Length Strings, Return Index ..... 4-85
PCMPESTRM - Packed Compare Explicit Length Strings, Return Mask ..... 4-87
PCMPGTB/PCMPGTW/PCMPGTD—Compare Packed Signed Integers for Greater Than. ..... 4-89
PCMPGTQ - Compare Packed Data for Greater Than ..... 4-93
PCMPISTRI - Packed Compare Implicit Length Strings, Return Index ..... 4-95
PCMPISTRM - Packed Compare Implicit Length Strings, Return Mask ..... 4-97
PEXTRB/PEXTRD/PEXTRQ - Extract Byte/Dword/Qword ..... 4-99
PEXTRW-Extract Word. ..... 4-102
PHADDW/PHADDD - Packed Horizontal Add ..... 4-106
PHADDSW - Packed Horizontal Add and Saturate ..... 4-109
PHMINPOSUW - Packed Horizontal Word Minimum ..... 4-111
PHSUBW/PHSUBD - Packed Horizontal Subtract ..... 4-113
PHSUBSW - Packed Horizontal Subtract and Saturate ..... 4-116
PINSRB/PINSRD/PINSRQ - Insert Byte/Dword/Qword ..... 4-118
PINSRW-Insert Word ..... 4-121
PMADDUBSW - Multiply and Add Packed Signed and Unsigned Bytes ..... 4-124
PMADDWD - Multiply and Add Packed Integers ..... 4-126
PMAXSB - Maximum of Packed Signed Byte Integers ..... 4-129
PMAXSD - Maximum of Packed Signed Dword Integers ..... 4-132
PMAXSW-Maximum of Packed Signed Word Integers ..... 4-134
PMAXUB—Maximum of Packed Unsigned Byte Integers ..... 4-137
PMAXUD - Maximum of Packed Unsigned Dword Integers ..... 4-140
PMAXUW - Maximum of Packed Word Integers ..... 4-142
PMINSB - Minimum of Packed Signed Byte Integers ..... 4-144
PMINSD - Minimum of Packed Dword Integers ..... 4-147
PMINSW—Minimum of Packed Signed Word Integers ..... 4-149
PAGE
PMINUB—Minimum of Packed Unsigned Byte Integers ..... 4-152
PMINUD - Minimum of Packed Dword Integers ..... 4-155
PMINUW - Minimum of Packed Word Integers ..... 4-157
PMOVMSKB—Move Byte Mask ..... 4-159
PMOVSX - Packed Move with Sign Extend ..... 4-161
PMOVZX - Packed Move with Zero Extend ..... 4-165
PMULDQ - Multiply Packed Signed Dword Integers ..... 4-169
PMULHRSW - Packed Multiply High with Round and Scale ..... 4-171
PMULHUW—Multiply Packed Unsigned Integers and Store High Result ..... 4-174
PMULHW-Multiply Packed Signed Integers and Store High Result ..... 4-177
PMULLD - Multiply Packed Signed Dword Integers and Store Low Result ..... 4-180
PMULLW-Multiply Packed Signed Integers and Store Low Result. ..... 4-182
PMULUDQ—Multiply Packed Unsigned Doubleword Integers ..... 4-185
POP-Pop a Value from the Stack ..... 4-188
POPA/POPAD-Pop All General-Purpose Registers ..... 4-195
POPCNT - Return the Count of Number of Bits Set to 1 ..... 4-198
POPF/POPFD/POPFQ-Pop Stack into EFLAGS Register ..... 4-200
POR-Bitwise Logical OR ..... 4-204
PREFETCHh—Prefetch Data Into Caches ..... 4-206
PSADBW-Compute Sum of Absolute Differences. ..... 4-209
PSHUFB - Packed Shuffle Bytes ..... 4-212
PSHUFD-Shuffle Packed Doublewords ..... 4-215
PSHUFHW—Shuffle Packed High Words ..... 4-217
PSHUFLW-Shuffle Packed Low Words. ..... 4-219
PSHUFW-Shuffle Packed Words ..... 4-221
PSIGNB/PSIGNW/PSIGND - Packed SIGN ..... 4-223
PSLLDQ—Shift Double Quadword Left Logical ..... 4-228
PSLLW/PSLLD/PSLLQ—Shift Packed Data Left Logical. ..... 4-230
PSRAW/PSRAD—Shift Packed Data Right Arithmetic ..... 4-237
PSRLDQ—Shift Double Quadword Right Logical ..... 4-242
PSRLW/PSRLD/PSRLQ—Shift Packed Data Right Logical ..... 4-244
PSUBB/PSUBW/PSUBD-Subtract Packed Integers. ..... 4-250
PSUBQ—Subtract Packed Quadword Integers ..... 4-254
PSUBSB/PSUBSW-Subtract Packed Signed Integers with Signed Saturation ..... 4-256
PSUBUSB/PSUBUSW-Subtract Packed Unsigned Integers with Unsigned Saturation ..... 4-259
PTEST- Logical Compare ..... 4-262
PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ— Unpack High Data ..... 4-264
PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ— Unpack Low Data ..... 4-270
PUSH—Push Word, Doubleword or Quadword Onto the Stack. ..... 4-275
PUSHA/PUSHAD—Push All General-Purpose Registers ..... 4-280
PUSHF/PUSHFD—Push EFLAGS Register onto the Stack ..... 4-283
PXOR-Logical Exclusive OR ..... 4-286
RCL/RCR/ROL/ROR--Rotate ..... 4-288
RCPPS—Compute Reciprocals of Packed Single-Precision Floating-Point Values. .....  4-296
RCPSS-Compute Reciprocal of Scalar Single-Precision Floating-Point Values ..... 4-299
PAGE
RDMSR-Read from Model Specific Register ..... 4-301
RDPMC—Read Performance-Monitoring Counters ..... 4-303
RDRAND-Read Random Number. ..... 4-309
RDTSC-Read Time-Stamp Counter ..... 4-312
RDTSCP-Read Time-Stamp Counter and Processor ID ..... 4-314
REP/REPE/REPZ/REPNE/REPNZ—Repeat String Operation Prefix ..... 4-316
RET-Return from Procedure ..... 4-321
ROUNDPD - Round Packed Double Precision Floating-Point Values ..... 4-334
ROUNDPS - Round Packed Single Precision Floating-Point Values ..... 4-337
ROUNDSD - Round Scalar Double Precision Floating-Point Values ..... 4-340
ROUNDSS - Round Scalar Single Precision Floating-Point Values ..... 4-342
RSM—Resume from System Management Mode ..... 4-344
RSQRTPS—Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values ..... 4-346
RSQRTSS—Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value ..... 4-349
SAHF-Store AH into Flags ..... 4-351
SAL/SAR/SHL/SHR-Shift ..... 4-353
SBB-Integer Subtraction with Borrow ..... 4-361
SCAS/SCASB/SCASW/SCASD-Scan String ..... 4-365
SETcC-Set Byte on Condition ..... 4-370
SFENCE-Store Fence ..... 4-375
SGDT-Store Global Descriptor Table Register. ..... 4-376
SHLD—Double Precision Shift Left ..... 4-379
SHRD—Double Precision Shift Right ..... 4-383
SHUFPD—Shuffle Packed Double-Precision Floating-Point Values ..... 4-387
SHUFPS—Shuffle Packed Single-Precision Floating-Point Values ..... 4-390
SIDT-Store Interrupt Descriptor Table Register ..... 4-394
SLDT-Store Local Descriptor Table Register ..... 4-397
SMSW-Store Machine Status Word ..... 4-399
SQRTPD-Compute Square Roots of Packed Double-Precision Floating-Point4-402
SQRTPS—Compute Square Roots of Packed Single-Precision Floating-Point Values ..... 4-404
SQRTSD—Compute Square Root of Scalar Double-Precision Floating-Point Value. ..... 4-407
SQRTSS—Compute Square Root of Scalar Single-Precision Floating-Point Value ..... 4-409
STC-Set Carry Flag ..... 4-411
STD-Set Direction Flag. ..... 4-412
STI-Set Interrupt Flag. ..... 4-413
STMXCSR-Store MXCSR Register State ..... 4-416
STOS/STOSB/STOSW/STOSD/STOSQ-Store String ..... 4-417
STR-Store Task Register ..... 4-422
SUB-Subtract ..... 4-424
SUBPD-Subtract Packed Double-Precision Floating-Point Values ..... 4-427
SUBPS—Subtract Packed Single-Precision Floating-Point Values ..... 4-429
SUBSD-Subtract Scalar Double-Precision Floating-Point Values ..... 4-432
SUBSS-Subtract Scalar Single-Precision Floating-Point Values ..... 4-434
PAGE
SWAPGS-Swap GS Base Register ..... 4-436
SYSCALL—Fast System Call ..... 4-438
SYSENTER-Fast System Call ..... 4-440
SYSEXIT-Fast Return from Fast System Call ..... 4-445
SYSRET-Return From Fast System Call ..... 4-449
TEST-Logical Compare ..... 4-451
UCOMISD—Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS ..... 4-454
UCOMISS-Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS ..... 4-456
UD2-Undefined Instruction ..... 4-458
UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values ..... 4-459
UNPCKHPS—Unpack and Interleave High Packed Single-Precision Floating-Point Values ..... 4-462
UNPCKLPD—Unpack and Interleave Low Packed Double-Precision Floating-Point Values ..... 4-465
UNPCKLPS—Unpack and Interleave Low Packed Single-Precision Floating-Point Values ..... 4-468
VBROADCAST-Load with Broadcast ..... 4-471
VERR/VERW-Verify a Segment for Reading or Writing ..... 4-475
VEXTRACTF128 - Extract Packed Floating-Point Values ..... 4-478
VINSERTF128 - Insert Packed Floating-Point Values ..... 4-480
VPERMILPD - Permute Double-Precision Floating-Point Values ..... 4-482
VPERMILPS - Permute Single-Precision Floating-Point Values ..... 4-486
VPERM2F128 - Permute Floating-Point Values ..... 4-490
VTESTPD/VTESTPS—Packed Bit Test ..... 4-493
VZEROALL—Zero All YMM Registers ..... 4-497
VZEROUPPER-Zero Upper Bits of YMM Registers ..... 4-499
WAIT/FWAIT-Wait ..... 4-501
WBINVD—Write Back and Invalidate Cache ..... 4-503
WRMSR—Write to Model Specific Register ..... 4-505
XADD-Exchange and Add. ..... 4-507
XCHG-Exchange Register/Memory with Register ..... 4-510
XGETBV—Get Value of Extended Control Register ..... 4-513
XLAT/XLATB-Table Look-up Translation ..... 4-515
XOR-Logical Exclusive OR ..... 4-518
XORPD—Bitwise Logical XOR for Double-Precision Floating-Point Values ..... 4-521
XORPS—Bitwise Logical XOR for Single-Precision Floating-Point Values ..... 4-523
XRSTOR—Restore Processor Extended States ..... 4-525
XSAVE-Save Processor Extended States ..... 4-532
XSAVEOPT-Save Processor Extended States Optimized ..... 4-536
XSETBV—Set Extended Control Register ..... 4-541
CHAPTER 5VMX INSTRUCTION REFERENCE
5.1 OVERVIEW ..... 5-1
PAGE
5.2 CONVENTIONS ..... 5-2
5.3 VMX INSTRUCTIONS ..... 5-3
INVEPT - Invalidate Translations Derived from EPT ..... 5-4
INVVPID— Invalidate Translations Based on VPID ..... 5-7
VMCALL—Call to VM Monitor ..... 5-11
VMCLEAR-Clear Virtual-Machine Control Structure ..... 5-13
VMLAUNCH/VMRESUME-Launch/Resume Virtual Machine ..... 5-16
VMPTRLD-Load Pointer to Virtual-Machine Control Structure ..... 5-19
VMPTRST-Store Pointer to Virtual-Machine Control Structure ..... 5-22
VMREAD—Read Field from Virtual-Machine Control Structure ..... 5-24
VMRESUME-Resume Virtual Machine ..... 5-26
VMWRITE—Write Field to Virtual-Machine Control Structure ..... 5-27
VMXOFF-Leave VMX Operation ..... 5-29
VMXON-Enter VMX Operation. ..... 5-31
5.4 VM INSTRUCTION ERROR NUMBERS ..... 5-34
CHAPTER 6
SAFER MODE EXTENSIONS REFERENCE
6.1 OVERVIEW ..... 6-1
6.2 SMX FUNCTIONALITY ..... 6-1
6.2.1 Detecting and Enabling SMX ..... 6-2
6.2.2 SMX Instruction Summary ..... 6-3
6.2.2.1 GETSEC[CAPABILITIES] ..... 6-3
6.2.2.2 GETSEC[ENTERACCS] ..... 6-4
6.2.2.3 GETSEC[EXITAC]. ..... 6-4
6.2.2.4 GETSEC[SENTER] ..... 6-4
6.2.2.5 GETSEC[SEXIT] ..... 6-5
6.2.2.6 GETSEC[PARAMETERS] ..... 6-5
6.2.2.7 GETSEC[SMCTRL]. ..... 6-5
6.2.2.8 GETSEC[WAKEUP] ..... 6-6
6.2.3 Measured Environment and SMX ..... 6-6
6.3 GETSEC LEAF FUNCTIONS ..... 6-7
GETSEC[CAPABILITIES] - Report the SMX Capabilities ..... 6-9
GETSEC[ENTERACCS] - Execute Authenticated Chipset Code ..... 6-12
GETSEC[EXITAC]-Exit Authenticated Code Execution Mode ..... 6-23
GETSEC[SENTER]-Enter a Measured Environment ..... 6-27
GETSEC[SEXIT]-Exit Measured Environment ..... 6-39
GETSEC[PARAMETERS]-Report the SMX Parameters ..... 6-43
GETSEC[SMCTRL]-SMX Mode Control ..... 6-49
GETSEC[WAKEUP]-Wake up sleeping processors in measured environment ..... 6-52
APPENDIX A
OPCODE MAP
A. 1 USING OPCODE TABLES ..... A-1
A. 2 KEY TO ABBREVIATIONS ..... A-2
A.2.1 Codes for Addressing Method ..... A-2
A.2.2 Codes for Operand Type ..... A-3
PAGE
A.2.3 Register Codes ..... A-4
A.2.4 Opcode Look-up Examples for One, Two, and Three-Byte Opcodes ..... A-4
A.2.4.1 One-Byte Opcode Instructions ..... A-5
A.2.4.2 Two-Byte Opcode Instructions ..... A-5
A.2.4.3 Three-Byte Opcode Instructions ..... A-6
A.2.4.4 VEX Prefix Instructions ..... A-7
A.2.5 Superscripts Utilized in Opcode Tables ..... A-8
A. 3 ONE, TWO, AND THREE-BYTE OPCODE MAPS ..... A-9
A. 4 OPCODE EXTENSIONS FOR ONE-BYTE AND TWO-BYTE OPCODES ..... A-20
A.4.1 Opcode Look-up Examples Using Opcode Extensions ..... A-20
A.4.2 Opcode Extension Tables ..... A-21
A. 5 ESCAPE OPCODE INSTRUCTIONS ..... A-23
A.5.1 Opcode Look-up Examples for Escape Instruction Opcodes ..... A-23
A.5.2 Escape Opcode Instruction Tables ..... A-23
A.5.2.1 Escape Opcodes with D8 as First Byte ..... A-24
A.5.2.2 Escape Opcodes with D9 as First Byte ..... A-25
A.5.2.3 Escape Opcodes with DA as First Byte ..... A-26
A.5.2.4 Escape Opcodes with DB as First Byte ..... A-27
A.5.2.5 Escape Opcodes with DC as First Byte. ..... A-28
A.5.2.6 Escape Opcodes with DD as First Byte ..... A-29
A.5.2.7 Escape Opcodes with DE as First Byte. ..... A-30
A.5.2.8 Escape Opcodes with DF As First Byte ..... A-31
APPENDIX B
INSTRUCTION FORMATS AND ENCODINGS
B. 1 MACHINE INSTRUCTION FORMAT ..... B-1
B.1.1 Legacy Prefixes ..... B-2
B.1.2 REX Prefixes ..... B-2
B.1.3 Opcode Fields ..... B-2
B.1.4 Special Fields ..... B-2
B.1.4.1 Reg Field (reg) for Non-64-Bit Modes ..... B-3
B.1.4.2 Reg Field (reg) for 64-Bit Mode ..... B-4
B.1.4.3 Encoding of Operand Size (w) Bit ..... B-5
B.1.4.4 Sign-Extend (s) Bit ..... B-5
B.1.4.5 Segment Register (sreg) Field ..... B-6
B.1.4.6 Special-Purpose Register (eee) Field ..... B-6
B.1.4.7 Condition Test (tttn) Field ..... B-7
B.1.4.8 Direction (d) Bit ..... B-8
B.1.5 Other Notes ..... B-9
B. 2 GENERAL-PURPOSE INSTRUCTION FORMATS AND ENCODINGS FOR NON-64-BIT MODES ..... B-9
B.2.1 General Purpose Instruction Formats and Encodings for 64-Bit Mode ..... B-24
B. 3 PENTIUM ${ }^{\circledR}$ PROCESSOR FAMILY INSTRUCTION FORMATS AND ENCODINGS ..... B-53
B. 4 64-BIT MODE INSTRUCTION ENCODINGS FOR SIMD INSTRUCTION EXTENSIONS ..... B-54
B. 5 MMX INSTRUCTION FORMATS AND ENCODINGS ..... B-55
B.5.1 Granularity Field (g) ..... B-55
B.5.2 MMX Technology and General-Purpose Register Fields (mmxreg and reg) ..... B-55

PAGE

B.5.3 MMX Instruction Formats and Encodings Table. ..... B-55
B. 6 PROCESSOR EXTENDED STATE INSTRUCTION FORMATS AND ENCODINGS. ..... B-59
B. 7 P6 FAMILY INSTRUCTION FORMATS AND ENCODINGS ..... B-59
B. 8 SSE INSTRUCTION FORMATS AND ENCODINGS ..... B-60
B. 9 SSE2 INSTRUCTION FORMATS AND ENCODINGS ..... B-69
B.9.1 Granularity Field (g) ..... B-69
B. 10 SSE3 FORMATS AND ENCODINGS TABLE ..... B-87
B. 11 SSSE3 FORMATS AND ENCODING TABLE. ..... B-89
B. 12 AESNI AND PCLMULQDQ INSTRUCTION FORMATS AND ENCODINGS ..... B-93
B. 13 SPECIAL ENCODINGS FOR 64-BIT MODE. ..... B-94
B. 14 SSE4.1 FORMATS AND ENCODING TABLE ..... B-98
B. 15 SSE4.2 FORMATS AND ENCODING TABLE ..... B-107
B. 16 FLOATING-POINT INSTRUCTION FORMATS AND ENCODINGS ..... B-108
B. 17 VMX INSTRUCTIONS ..... B-115
B. 18 SMX INSTRUCTIONS ..... B-117
APPENDIX C
INTEL ${ }^{\circledR}$ C/C++ COMPILER INTRINSICS AND FUNCTIONAL EQUIVALENTS
C. 1 SIMPLE INTRINSICS ..... C-2
C. 2 COMPOSITE INTRINSICS ..... C-17
FIGURES
Figure 1-1. Bit and Byte Order ..... 1-5
Figure 1-2. Syntax for CPUID, CR, and MSR Data Presentation. ..... 1-8
Figure 2-1. Intel 64 and IA-32 Architectures Instruction Format ..... 2-1
Figure 2-2. Table Interpretation of ModR/M Byte (C8H) ..... 2-5
Figure 2-3. Prefix Ordering in 64-bit Mode ..... 2-9
Figure 2-4. Memory Addressing Without an SIB Byte; REX.X Not Used. ..... 2-11
Figure 2-5. Register-Register Addressing (No Memory Operand); REX.X Not Used. ..... 2-11
Figure 2-6. Memory Addressing With a SIB Byte ..... 2-12
Figure 2-7. Register Operand Coded in Opcode Byte; REX.X \& REX.R Not Used ..... 2-12
Figure 2-8. Instruction Encoding Format with VEX Prefix ..... 2-17
Figure 2-9. VEX bitfields ..... 2-19
Figure 3-1. Bit Offset for BIT[RAX, 21] ..... 3-14
Figure 3-2. Memory Bit Indexing. ..... 3-15
Figure 3-3. ADDSUBPD-Packed Double-FP Add/Subtract ..... 3-47
Figure 3-4. ADDSUBPS—Packed Single-FP Add/Subtract. ..... 3-50
Figure 3-5. Version Information Returned by CPUID in EAX ..... 3-210
Figure 3-6. Feature Information Returned in the ECX Register ..... 3-213
Figure 3-7. Feature Information Returned in the EDX Register ..... 3-216
Figure 3-8. Determination of Support for the Processor Brand String. ... ..... 3-227
Figure 3-9. Algorithm for Extracting Maximum Processor Frequency ..... 3-229
Figure 3-10. CVTDQ2PD (VEX. 256 encoded version) ..... 3-241
Figure 3-11. VCVTPD2DQ (VEX. 256 encoded version) ..... 3-246
Figure 3-12. VCVTPD2PS (VEX. 256 encoded version). ..... 3-251
Figure 3-13. CVTPS2PD (VEX. 256 encoded version) ..... 3-260
PAGE
Figure 3-14. VCVTTPD2DQ (VEX. 256 encoded version) ..... 3-277
Figure 3-15. HADDPD—Packed Double-FP Horizontal Add ..... 3-475
Figure 3-16. VHADDPD operation ..... 3-475
Figure 3-17. HADDPS—Packed Single-FP Horizontal Add. ..... -478
Figure 3-18. VHADDPS operation ..... 3-478
Figure 3-19. HSUBPD—Packed Double-FP Horizontal Subtract ..... 3-484
Figure 3-20. VHSUBPD operation ..... 3-484
Figure 3-21. HSUBPS—Packed Single-FP Horizontal Subtract ..... 3-487
Figure 3-22. VHSUBPS operation ..... 3-487
Figure 3-23. MOVDDUP-Move One Double-FP and Duplicate ..... 3-669
Figure 3-24. MOVSHDUP-Move Packed Single-FP High and Duplicate ..... 3-722
Figure 3-25. MOVSLDUP-Move Packed Single-FP Low and Duplicate ..... 3-725
Figure 4-1. Operation of PCMPSTRx and PCMPESTRx ..... 4-8
Figure 4-2. Operation of the PACKSSDW Instruction Using 64-bit Operands ..... 4-37
Figure 4-3. PMADDWD Execution Model Using 64-bit Operands ..... 4-127
Figure 4-4. PMULHUW and PMULHW Instruction Operation Using 64-bit Operands ..... 4-175
Figure 4-5. PMULLU Instruction Operation Using 64-bit Operands ..... 4-183
Figure 4-6. PSADBW Instruction Operation Using 64-bit Operands ..... 4-210
Figure 4-7. PSHUB with 64-Bit Operands ..... 4-214
Figure 4-8. PSHUFD Instruction Operation ..... 4-215
Figure 4-9. PSLLW, PSLLD, and PSLLQ Instruction Operation Using 64-bit Operand ..... 4-232
Figure 4-10. PSRAW and PSRAD Instruction Operation Using a 64-bit Operand ..... 4-238
Figure 4-11. PSRLW, PSRLD, and PSRLQ Instruction Operation Using 64-bit Operand ..... 4-246
Figure 4-12. PUNPCKHBW Instruction Operation Using 64-bit Operands ..... 4-265
Figure 4-13. PUNPCKLBW Instruction Operation Using 64-bit Operands ..... 4-271
Figure 4-14. Bit Control Fields of Immediate Byte for ROUNDxx Instruction ..... 4-335
Figure 4-15. SHUFPD Shuffle Operation ..... 4-388
Figure 4-16. SHUFPS Shuffle Operation ..... 4-391
Figure 4-17. UNPCKHPD Instruction High Unpack and Interleave Operation ..... 4-460
Figure 4-18. UNPCKHPS Instruction High Unpack and Interleave Operation ..... 4-463
Figure 4-19. UNPCKLPD Instruction Low Unpack and Interleave Operation ..... 4-466
Figure 4-20. UNPCKLPS Instruction Low Unpack and Interleave Operation. . ..... 4-469
Figure 4-21. VBROADCASTSS Operation (VEX. 256 encoded version) ..... 4-472
Figure 4-22. VBROADCASTSS Operation (128-bit version) ..... 4-472
Figure 4-23. VBROADCASTSD Operation ..... 4-473
Figure 4-24. VBROADCASTF128 Operation ..... 4-473
Figure 4-25. VPERMILPD operation ..... 4-483
Figure 4-26. VPERMILPD Shuffle Control ..... 4-483
Figure 4-27. VPERMILPS Operation ..... 4-487
Figure 4-28. VPERMILPS Shuffle Control ..... 4-487
Figure 4-29. VPERM2F128 Operation ..... 4-490
Figure 5-1. INVEPT Descriptor ..... 5-4
Figure 5-2. INVVPID Descriptor ..... 5-8
Figure A-1. ModR/M Byte nnn Field (Bits 5, 4, and 3) ..... A-20
Figure B-1. General Machine Instruction Format. ..... B-1

PAGE

## TABLES

Table 2-1. 16-Bit Addressing Forms with the ModR/M Byte ..... 2-6
Table 2-2. 32-Bit Addressing Forms with the ModR/M Byte ..... 2-7
Table 2-3. 32-Bit Addressing Forms with the SIB Byte ..... 2-8
Table 2-4. REX Prefix Fields [BITS: 0100WRXB] ..... 2-11
Table 2-5. Special Cases of REX Encodings ..... 2-13
Table 2-6. Direct Memory Offset Form of MOV ..... 2-14
Table 2-7. RIP-Relative Addressing ..... 2-15
Table 2-8. VEX.vvvv to register name mapping ..... 2-22
Table 2-9. Instructions with a VEX.vvVv destination ..... 2-23
Table 2-10. VEX.m-mmmm interpretation. ..... 2-24
Table 2-11. VEX.L interpretation. ..... 2-24
Table 2-12. VEX.pp interpretation ..... 2-25
Table 2-13. Exception class description ..... 2-27
Table 2-14. Instructions in each Exception Class ..... 2-28
Table 2-15. \#UD Exception and VEX.W=1 Encoding ..... 2-29
Table 2-16. \#UD Exception and VEX.L Field Encoding ..... 2-30
Table 2-17. Type 1 Class Exception Conditions ..... 2-31
Table 2-18. Type 2 Class Exception Conditions ..... 2-32
Table 2-19. Type 3 Class Exception Conditions ..... 2-33
Table 2-20. Type 4 Class Exception Conditions ..... 2-34
Table 2-21. Type 5 Class Exception Conditions ..... 2-35
Table 2-22. Type 6 Class Exception Conditions ..... 2-36
Table 2-23. Type 7 Class Exception Conditions ..... 2-37
Table 2-24. Type 8 Class Exception Conditions ..... 2-38
Table 3-1. Register Codes Associated With +rb, +rw, +rd, +ro ..... 3-3
Table 3-2. Range of Bit Positions Specified by Bit Offset Operands ..... 3-15
Table 3-3. Intel 64 and IA-32 General Exceptions ..... 3-19
Table 3-4. x87 FPU Floating-Point Exceptions ..... 3-21
Table 3-5. SIMD Floating-Point Exceptions ..... 3-21
Table 3-6. Decision Table for CLI Results ..... 3-137
Table 3-7. Comparison Predicate for CMPPD and CMPPS Instructions ..... 3-154
Table 3-8. Pseudo-Op and CMPPD Implementation. ..... 3-155
Table 3-9. Comparison Predicate for VCMPPD and VCMPPS Instructions ..... 3-156
Table 3-10. Pseudo-Op and VCMPPD Implementation ..... 3-158
Table 3-11. Pseudo-Ops and CMPPS. ..... 3-164
Table 3-12. Pseudo-Op and VCMPPS Implementation. ..... 3-165
Table 3-13. Pseudo-Ops and CMPSD. ..... 3-177
Table 3-14. Pseudo-Op and VCMPSD Implementation ..... 3-178
Table 3-15. Pseudo-Ops and CMPSS. ..... 3-183
Table 3-16. Pseudo-Op and VCMPSS Implementation. ..... 3-184
Table 3-17. Information Returned by CPUID Instruction ..... 3-199
Table 3-18. Highest CPUID Source Operand for Intel 64 and IA-32 Processors ..... 3-209
Table 3-19. Processor Type Field ..... 3-210
Table 3-20. Feature Information Returned in the ECX Register ..... 3-214
Table 3-21. More on Feature Information Returned in the EDX Register ..... 3-217
PAGE
Table 3-22. Encoding of CPUID Leaf 2 Descriptors ..... 3-220
Table 3-23. Processor Brand String Returned with Pentium 4 Processor. . ..... 3-228
Table 3-24. Mapping of Brand Indices; and Intel 64 and IA-32 Processor Brand Strings ..... 3-230
Table 3-25. DIV Action ..... 3-300
Table 3-26. Results Obtained from F2XM1 ..... 3-325
Table 3-27. Results Obtained from FABS. ..... 3-327
Table 3-28. FADD/FADDP/FIADD Results. ..... 3-330
Table 3-29. FBSTP Results ..... 3-335
Table 3-30. FCHS Results ..... 3-338
Table 3-31. FCOM/FCOMP/FCOMPP Results ..... 3-344
Table 3-32. FCOMI/FCOMIP/ FUCOMI/FUCOMIP Results. ..... 3-348
Table 3-33. FCOS Results ..... 3-351
Table 3-34. FDIV/FDIVP/FIDIV Results ..... 3-356
Table 3-35. FDIVR/FDIVRP/FIDIVR Results ..... 3-360
Table 3-36. FICOM/FICOMP Results ..... 3-364
Table 3-37. FIST/FISTP Results. ..... 3-373
Table 3-38. FISTTP Results ..... 3-377
Table 3-39. FMUL/FMULP/FIMUL Results ..... 3-391
Table 3-40. FPATAN Results ..... 3-396
Table 3-41. FPREM Results. ..... 3-398
Table 3-42. FPREM1 Results ..... 3-401
Table 3-43. FPTAN Results. ..... 3-404
Table 3-44. FSCALE Results ..... 3-416
Table 3-45. FSIN Results ..... 3-418
Table 3-46. FSINCOS Results ..... 3-420
Table 3-47. FSQRT Results ..... 3-423
Table 3-48. FSUB/FSUBP/FISUB Results ..... 3-438
Table 3-49. FSUBR/FSUBRP/FISUBR Results ..... 3-442
Table 3-50. FTST Results ..... 3-445
Table 3-51. FUCOM/FUCOMP/FUCOMPP Results ..... 3-447
Table 3-52. FXAM Results. .....  3-450
Table 3-53. Non-64-bit-Mode Layout of FXSAVE and FXRSTOR Memory Region ..... 3-458
Table 3-54. Field Definitions ..... 3-460
Table 3-55. Recreating FSAVE Format ..... 3-462
Table 3-56. Layout of the 64-bit-mode FXSAVE64 Map (requires REX.W = 1) ..... 3-463
Table 3-57. Layout of the 64-bit-mode FXSAVE Map (REX.W = 0) ..... 3-464
Table 3-58. FYL2X Results ..... 3-470
Table 3-59. FYL2XP1 Results ..... 3-472
Table 3-60. IDIV Results ..... 3-491
Table 3-61. Decision Table ..... 3-514
Table 3-62. Segment and Gate Types ..... 3-566
Table 3-63. Non-64-bit Mode LEA Operation with Address and Operand Size Attributes .....  3-579
Table 3-64. 64-bit Mode LEA Operation with Address and Operand Size Attributes. ..... 3-580
Table 3-65. Segment and Gate Descriptor Types ..... 3-604
Table 3-66. MUL Results ..... 3-747
Table 3-67. MWAIT Extension Register (ECX). ..... 3-758
Table 3-68. MWAIT Hints Register (EAX) ..... 3-759

## PAGE

Table 4-1. Source Data Format ..... 4-2
Table 4-2. Aggregation Operation ..... 4-3
Table 4-3. Aggregation Operation ..... 4-4
Table 4-4. Polarity ..... 4-5
Table 4-5. Ouput Selection ..... 4-5
Table 4-6. Output Selection ..... 4-5
Table 4-7. Comparison Result for Each Element Pair BoolRes[i.j] ..... 4-6
Table 4-8. Summary of Imm8 Control Byte ..... 4-7
Table 4-9. Recommended Multi-Byte Sequence of NOP Instruction ..... 4-13
Table 4-10. PCLMULQDQ Quadword Selection of Immediate Byte. ..... 4-75
Table 4-11. Pseudo-Op and PCLMULQDQ Implementation ..... 4-76
Table 4-12. Valid General and Special Purpose Performance Counter Index Range for RDPMC. ..... 4-304
Table 4-13. Repeat Prefixes ..... 4-319
Table 4-14. Rounding Modes and Encoding of Rounding Control (RC) Field. ..... 4-335
Table 4-15. Decision Table for STI Results ..... 4-414
Table 4-16. SWAPGS Operation Parameters ..... 4-436
Table 4-17. MSRs Used By the SYSENTER and SYSEXIT Instructions ..... 4-440
Table 4-18. General Layout of XSAVE/XRSTOR Save Area ..... 4-526
Table 4-19. XSAVE.HEADER Layout ..... 4-527
Table 4-20. Processor Supplied Init Values XRSTOR May Use ..... 4-527
Table 4-21. Reserved Bit Checking and XRSTOR ..... 4-528
Table 5-1. VM-Instruction Error Numbers. ..... 5-34
Table 6-1. Layout of IA32_FEATURE_CONTROL ..... 6-2
Table 6-2. GETSEC Leaf Functions ..... 6-3
Table 6-3. Getsec Capability Result Encoding (EBX = 0) ..... 6-9
Table 6-4. Register State Initialization after GETSEC[ENTERACCS]. ..... 6-15
Table 6-5. IA32_MISC_ENALBES MSR Initialization by ENTERACCS and SENTER ..... 6-17
Table 6-6. Register State Initialization after GETSEC[SENTER] and GETSEC[WAKEUP] ..... 6-31
Table 6-7. SMX Reporting Parameters Format. ..... 6-43
Table 6-8. TXT Feature Extensions Flags ..... 6-44
Table 6-9. External Memory Types Using Parameter 3. . ..... 6-46
Table 6-10. Default Parameter Values ..... 6-46
Table 6-11. Supported Actions for GETSEC[SMCTRL(0)] ..... 6-50
Table 6-12. RLP MVMM JOIN Data Structure ..... 6-52
Table A-1. Superscripts Utilized in Opcode Tables ..... A-8
Table A-2. One-byte Opcode Map: ( OOH - F7H) * ..... A-10
Table A-3. Two-byte Opcode Map: 00H - 77H (First Byte is OFH) * ..... A-12
Table A-4. Three-byte Opcode Map: 00H — F7H (First Two Bytes are OF 38H) * ..... A-16
Table A-5. Three-byte Opcode Map: 00H - F7H (First two bytes are OF 3AH) * ..... A-18
Table A-6. Opcode Extensions for One- and Two-byte Opcodes by Group Number * ..... A-21
Table A-7. D8 Opcode Map When ModR/M Byte is Within OOH to BFH * ..... A-24
Table A-8. $\quad$ D8 Opcode Map When ModR/M Byte is Outside 00H to BFH * ..... A-24
Table A-9. D9 Opcode Map When ModR/M Byte is Within OOH to BFH * ..... A-25
Table A-10. D9 Opcode Map When ModR/M Byte is Outside OOH to BFH * ..... A-25
Table A-11. DA Opcode Map When ModR/M Byte is Within OOH to BFH * ..... A-26
Table A-12. DA Opcode Map When ModR/M Byte is Outside OOH to BFH * ..... A-26
PAGE
Table A-13. DB Opcode Map When ModR/M Byte is Within 00H to BFH * ..... A-27
Table A-14. DB Opcode Map When ModR/M Byte is Outside OOH to BFH *. ..... A-27
Table A-15. DC Opcode Map When ModR/M Byte is Within OOH to BFH * ..... A-28
Table A-16. DC Opcode Map When ModR/M Byte is Outside OOH to BFH *. ..... A-28
Table A-17. DD Opcode Map When ModR/M Byte is Within OOH to BFH * ..... A-29
Table A-18. DD Opcode Map When ModR/M Byte is Outside 00 H to BFH *, ..... A-29
Table A-19. DE Opcode Map When ModR/M Byte is Within OOH to BFH * ... ..... A-30
Table A-20. DE Opcode Map When ModR/M Byte is Outside OOH to BFH *... ..... A-30
Table A-21. DF Opcode Map When ModR/M Byte is Within OOH to BFH *... ..... A-31
Table A-22. DF Opcode Map When ModR/M Byte is Outside OOH to BFH * ..... A-31
Table B-1. Special Fields Within Instruction Encodings ..... B-3
Table B-2. Encoding of reg Field When w Field is Not Present in Instruction. ..... B-3
Table B-4. Encoding of reg Field When w Field is Not Present in Instruction. ..... B-4
Table B-3. Encoding of reg Field When w Field is Present in Instruction. ... ..... B-4
Table B-5. Encoding of reg Field When w Field is Present in Instruction. ..... B-5
Table B-6. Encoding of Operand Size (w) Bit ..... B-5
Table B-7. Encoding of Sign-Extend (s) Bit ..... B-6
Table B-8. Encoding of the Segment Register (sreg) Field ..... B-6
Table B-9. Encoding of Special-Purpose Register (eee) Field ..... B-7
Table B-11. Encoding of Operation Direction (d) Bit . ..... B-8
Table B-10. Encoding of Conditional Test (tttn) Field. ..... B-8
Table B-12. Notes on Instruction Encoding ..... B-9
Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes. ..... B-9
Table B-14. Special Symbols. ..... B-24
Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode ..... B-24
Table B-16. Pentium Processor Family Instruction Formats and Encodings, Non-64-Bit Modes. ..... B-53
Table B-17. Pentium Processor Family Instruction Formats and Encodings, 64-Bit Mode . ..... B-54
Table B-18. Encoding of Granularity of Data Field (gg) ..... B-55
Table B-19. MMX Instruction Formats and Encodings ..... B-55
Table B-20. Formats and Encodings of XSAVE/XRSTOR/XGETBV/XSETBV Instructions ..... B-59
Table B-21. Formats and Encodings of P6 Family Instructions. ..... B-59
Table B-22. Formats and Encodings of SSE Floating-Point Instructions. ..... B-61
Table B-23. Formats and Encodings of SSE Integer Instructions ..... B-67
Table B-24. Format and Encoding of SSE Cacheability \& Memory Ordering Instructions ..... B-68
Table B-25. Encoding of Granularity of Data Field (g) ..... B-69
Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions ..... B-70
Table B-27. Formats and Encodings of SSE2 Integer Instructions ..... B-79
Table B-28. Format and Encoding of SSE2 Cacheability Instructions ..... B-86
Table B-29. Formats and Encodings of SSE3 Floating-Point Instructions ..... B-87
Table B-30. Formats and Encodings for SSE3 Event Management Instructions ..... B-88
Table B-31. Formats and Encodings for SSE3 Integer and Move Instructions ..... B-88
Table B-32. Formats and Encodings for SSSE3 Instructions ..... B-89
Table B-33. Formats and Encodings of AESNI and PCLMULQDQ Instructions. ..... B-93
Table B-34. Special Case Instructions Promoted Using REX.W ..... B-95
Table B-35. Encodings of SSE4.1 instructions ..... B-99
Table B-36. Encodings of SSE4.2 instructions ..... B-107
Table B-37. General Floating-Point Instruction Formats ..... B-108
Table B-38. Floating-Point Instruction Formats and Encodings ..... B-109
Table B-39. Encodings for VMX Instructions ..... B-115
Table B-40. Encodings for SMX Instructions ..... B-117
Table C-1. Simple Intrinsics ..... C-3
Table C-2. Composite Intrinsics ..... C-17

## CHAPTER 1 ABOUT THIS MANUAL

The Intel® 64 and IA-32 Architectures Software Developer's Manual, Volumes $2 A \& 2 B$ : Instruction Set Reference (order numbers 253666 and 253667) are part of a set that describes the architecture and programming environment of all Intel 64 and IA-32 architecture processors. Other volumes in this set are:

- The Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture (Order Number 253665).
- The InteI® 64 and IA-32 Architectures Software Developer's Manual, Volumes 3A \& 3B: System Programming Guide (order numbers 253668 and 253669).

The InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, describes the basic architecture and programming environment of Intel 64 and IA-32 processors. The InteI® 64 and IA-32 Architectures Software Developer's Manual, Volumes $2 A \& 2 B$, describe the instruction set of the processor and the opcode structure. These volumes apply to application programmers and to programmers who write operating systems or executives. The InteI® 64 and IA-32 Architectures Software Developer's Manual, Volumes $3 A \& 3 B$, describe the operating-system support environment of Intel 64 and IA-32 processors. These volumes target operatingsystem and BIOS designers. In addition, the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, addresses the programming environment for classes of software that host operating systems.

### 1.1 IA-32 PROCESSORS COVERED IN THIS MANUAL

This manual set includes information pertaining primarily to the most recent Intel 64 and IA-32 processors, which include:

- Pentium ${ }^{\circledR}$ processors
- P6 family processors
- Pentium ${ }^{\circledR} 4$ processors
- Pentium ${ }^{\circledR}$ M processors
- Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processors
- Pentium ${ }^{\circledR}$ D processors
- Pentium ${ }^{\circledR}$ processor Extreme Editions
- 64-bit Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processors
- Intel ${ }^{\circledR}$ Core ${ }^{\text {TM }}$ Duo processor
- Intel ${ }^{\circledR}$ Core ${ }^{\text {TM }}$ Solo processor
- Dual-Core Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor LV
- Intel ${ }^{\circledR}$ Core ${ }^{\text {TM }} 2$ Duo processor
- Intel ${ }^{\circledR}$ Core ${ }^{\text {TM }} 2$ Quad processor Q6000 series
- Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor 3000, 3200 series
- Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor 5000 series
- Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor 5100,5300 series
- Intel $^{\circledR}$ Core $^{\text {TM } 2 ~ E x t r e m e ~ p r o c e s s o r ~ X 7000 ~ a n d ~ X 6800 ~ s e r i e s ~}$
- Intel ${ }^{\circledR}$ Core ${ }^{\text {TM }} 2$ Extreme QX6000 series
- Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor 7100 series
- Intel ${ }^{\circledR}$ Pentium ${ }^{\circledR}$ Dual-Core processor
- Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor 7200,7300 series
- Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor 5200, 5400, 7400 series
- Intel ${ }^{\circledR}$ Core $^{\top M} 2$ Extreme processor QX9000 and X9000 series
- Intel ${ }^{\circledR}$ Core ${ }^{\top M} 2$ Quad processor Q9000 series
- Intel ${ }^{\circledR}$ Core $^{\text {TM }} 2$ Duo processor E8000, T9000 series
- Intel ${ }^{\circledR}$ Atom ${ }^{\top M}$ processor family
- Intel ${ }^{\circledR}$ Core $^{T M} \mathrm{i} 7$ processor
- Intel ${ }^{\circledR}$ Core $^{T M}$ i5 processor
- Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor E7-8800/4800/2800 product families

P6 family processors are IA-32 processors based on the P6 family microarchitecture. This includes the Pentium ${ }^{\circledR}$ Pro, Pentium ${ }^{\circledR}$ II, Pentium ${ }^{\circledR}$ III, and Pentium ${ }^{\circledR}$ III Xeon ${ }^{\circledR}$ processors.
The Pentium ${ }^{\circledR}$ 4, Pentium ${ }^{\circledR}$ D, and Pentium ${ }^{\circledR}$ processor Extreme Editions are based on the Intel NetBurst ${ }^{\circledR}$ microarchitecture. Most early Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processors are based on the Intel NetBurst ${ }^{\circledR}$ microarchitecture. Intel Xeon processor 5000, 7100 series are based on the Intel NetBurst ${ }^{\circledR}$ microarchitecture.
The Intel ${ }^{\circledR}$ Core ${ }^{\text {TM }}$ Duo, Intel ${ }^{\circledR}$ Core ${ }^{\text {TM }}$ Solo and dual-core Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor LV are based on an improved Pentium ${ }^{\circledR} \mathrm{M}$ processor microarchitecture.
The Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor $3000,3200,5100,5300,7200$, and 7300 series, Intel ${ }^{\circledR}$ Pentium ${ }^{\circledR}$ dual-core, Intel ${ }^{\circledR}$ Core $^{\text {TM }} 2$ Duo, Intel ${ }^{\circledR}$ Core ${ }^{\text {TM }} 2$ Quad, and Intel ${ }^{\circledR}$ Core ${ }^{\text {TM }} 2$ Extreme processors are based on Intel ${ }^{\circledR}$ Core $^{\mathrm{TM}}$ microarchitecture.
The Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor 5200 , 5400, 7400 series, Intel ${ }^{\circledR}$ Core ${ }^{T M} 2$ Quad processor Q9000 series, and Intel ${ }^{\circledR}$ Core $^{\top M} 2$ Extreme processors QX9000, X9000 series, Intel ${ }^{\circledR}$ Core ${ }^{\top M} 2$ processor E 8000 series are based on Enhanced Intel ${ }^{\circledR}$ Core $^{\top M}$ microarchitecture.
The Intel ${ }^{\circledR}$ Atom ${ }^{\top M}$ processor family is based on the Intel ${ }^{\circledR}$ Atom ${ }^{\text {TM }}$ microarchitecture and supports Intel 64 architecture.
The Intel ${ }^{\circledR}$ Core ${ }^{T M} \mathrm{i} 7$ processor and the Intel ${ }^{\circledR}$ Core ${ }^{T M} \mathrm{i} 5$ processor are based on the Intel ${ }^{\circledR}$ microarchitecture code name Nehalem and support Intel 64 architecture.

Processors based on Intel ${ }^{\circledR}$ microarchitecture code name Westmere support Intel 64 architecture.
P6 family, Pentium ${ }^{\circledR}$ M, Intel ${ }^{\circledR}$ Core $^{\text {TM }}$ Solo, Intel ${ }^{\circledR}$ Core ${ }^{\text {TM }}$ Duo processors, dual-core Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor LV, and early generations of Pentium 4 and Intel Xeon processors support IA-32 architecture. The Intel ${ }^{\circledR}$ Atom ${ }^{\text {TM }}$ processor $\mathrm{Z} 5 \times x$ series support IA-32 architecture.
The Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor E7-8800/4800/2800 product families, Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ processor 3000, 3200, 5000, 5100, 5200, 5300, 5400, 7100, 7200, 7300, 7400 series, Intel ${ }^{\circledR}$ Core $^{\text {TM }} 2$ Duo, Intel ${ }^{\circledR}$ Core $^{\top \mathrm{TM}} 2$ Extreme, Intel ${ }^{\circledR}$ Core ${ }^{\text {TM }} 2$ Quad processors, Pentium ${ }^{\circledR}$ D processors, Pentium ${ }^{\circledR}$ Dual-Core processor, newer generations of Pentium 4 and Intel Xeon processor family support Intel ${ }^{\circledR} 64$ architecture.

IA-32 architecture is the instruction set architecture and programming environment for Intel's 32-bit microprocessors.
Intel ${ }^{\circledR} 64$ architecture is the instruction set architecture and programming environment which is the superset of Intel's 32-bit and 64-bit architectures. It is compatible with the IA-32 architecture.

### 1.2 OVERVIEW OF VOLUME 2A AND 2B: INSTRUCTION SET REFERENCE

A description of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volumes $2 A \& 2 B$, content follows:
Chapter 1 - About This Manual. Gives an overview of all five volumes of the InteI $® 64$ and IA-32 Architectures Software Developer's Manual. It also describes the notational conventions in these manuals and lists related Intel ${ }^{\circledR}$ manuals and documentation of interest to programmers and hardware designers.
Chapter 2 - Instruction Format. Describes the machine-level instruction format used for all IA-32 instructions and gives the allowable encodings of prefixes, the operand-identifier byte (ModR/M byte), the addressing-mode specifier byte (SIB byte), and the displacement and immediate bytes.

Chapter 3 - Instruction Set Reference, A-M. Describes Intel 64 and IA-32 instructions in detail, including an algorithmic description of operations, the effect on flags, the effect of operand- and address-size attributes, and the exceptions that may be generated. The instructions are arranged in alphabetical order. Generalpurpose, x87 FPU, Intel MMX ${ }^{\text {TM }}$ technology, SSE/SSE2/SSE3/SSSE3/SSE4 extensions, and system instructions are included.

Chapter 4 - Instruction Set Reference, N-Z. Continues the description of Intel 64 and IA-32 instructions started in Chapter 3. It provides the balance of the alphabetized list of instructions and starts Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B.

Chapter 5 - VMX Instruction Reference. Describes the virtual-machine extensions (VMX). VMX is intended for a system executive to support virtualization of processor hardware and a system software layer acting as a host to multiple guest software environments.

Chapter 6- Safer Mode Extensions Reference. Describes the safer mode extensions (SMX). SMX is intended for a system executive to support launching a measured environment in a platform where the identity of the software controlling the platform hardware can be measured for the purpose of making trust decisions.

## Appendix A - Opcode Map. Gives an opcode map for the IA-32 instruction set.

Appendix B - Instruction Formats and Encodings. Gives the binary encoding of each form of each IA-32 instruction.

Appendix $\mathbf{C}-$ Intel $^{\circledR} \mathbf{C} / \mathbf{C}++$ Compiler Intrinsics and Functional Equivalents. Lists the Intel ${ }^{\circledR} \mathrm{C} / \mathrm{C}++$ compiler intrinsics and their assembly code equivalents for each of the IA-32 MMX and SSE/SSE2/SSE3 instructions.

### 1.3 NOTATIONAL CONVENTIONS

This manual uses specific notation for data-structure formats, for symbolic representation of instructions, and for hexadecimal and binary numbers. A review of this notation makes the manual easier to read.

### 1.3.1 Bit and Byte Order

In illustrations of data structures in memory, smaller addresses appear toward the bottom of the figure; addresses increase toward the top. Bit positions are numbered from right to left. The numerical value of a set bit is equal to two raised to the power of the bit position. IA-32 processors are "little endian" machines; this means the bytes of a word are numbered starting from the least significant byte. Figure 1-1 illustrates these conventions.


Figure 1-1. Bit and Byte Order

### 1.3.2 Reserved Bits and Software Compatibility

In many register and memory layout descriptions, certain bits are marked as reserved. When bits are marked as reserved, it is essential for compatibility with future processors that software treat these bits as having a future, though unknown, effect. The behavior of reserved bits should be regarded as not only undefined, but unpredictable. Software should follow these guidelines in dealing with reserved bits:

- Do not depend on the states of any reserved bits when testing the values of registers which contain such bits. Mask out the reserved bits before testing.
- Do not depend on the states of any reserved bits when storing to memory or to a register.
- Do not depend on the ability to retain information written into any reserved bits.
- When loading a register, always load the reserved bits with the values indicated in the documentation, if any, or reload them with values previously read from the same register.


## NOTE

Avoid any software dependence upon the state of reserved bits in IA-32 registers. Depending upon the values of reserved register bits will make software dependent upon the unspecified manner in which the processor handles these bits. Programs that depend upon reserved values risk incompatibility with future processors.

### 1.3.3 Instruction Operands

When instructions are represented symbolically, a subset of the IA-32 assembly language is used. In this subset, an instruction has the following format:
label: mnemonic argument1, argument2, argument3
where:

- A label is an identifier which is followed by a colon.
- A mnemonic is a reserved name for a class of instruction opcodes which have the same function.
- The operands argument1, argument2, and argument3 are optional. There may be from zero to three operands, depending on the opcode. When present, they take the form of either literals or identifiers for data items. Operand identifiers are either reserved names of registers or are assumed to be assigned to data items declared in another part of the program (which may not be shown in the example).
When two operands are present in an arithmetic or logical instruction, the right operand is the source and the left operand is the destination.

For example:
LOADREG: MOV EAX, SUBTOTAL
In this example, LOADREG is a label, MOV is the mnemonic identifier of an opcode, EAX is the destination operand, and SUBTOTAL is the source operand. Some assembly languages put the source and destination in reverse order.

### 1.3.4 Hexadecimal and Binary Numbers

Base 16 (hexadecimal) numbers are represented by a string of hexadecimal digits followed by the character H (for example, F 82 EH ). A hexadecimal digit is a character from the following set: $0,1,2,3,4,5,6,7,8,9, A, B, C, D, E$, and $F$.

Base 2 (binary) numbers are represented by a string of 1 s and 0 s , sometimes followed by the character B (for example, 1010B). The "B" designation is only used in situations where confusion as to the type of number might arise.

### 1.3.5 Segmented Addressing

The processor uses byte addressing. This means memory is organized and accessed as a sequence of bytes. Whether one or more bytes are being accessed, a byte address is used to locate the byte or bytes in memory. The range of memory that can be addressed is called an address space.
The processor also supports segmented addressing. This is a form of addressing where a program may have many independent address spaces, called segments.

For example, a program can keep its code (instructions) and stack in separate segments. Code addresses would always refer to the code space, and stack addresses would always refer to the stack space. The following notation is used to specify a byte address within a segment:

Segment-register:Byte-address
For example, the following segment address identifies the byte at address FF79H in the segment pointed by the DS register:

DS:FF79H
The following segment address identifies an instruction address in the code segment. The CS register points to the code segment and the EIP register contains the address of the instruction.

CS:EIP

### 1.3.6 Exceptions

An exception is an event that typically occurs when an instruction causes an error. For example, an attempt to divide by zero generates an exception. However, some exceptions, such as breakpoints, occur under other conditions. Some types of exceptions may provide error codes. An error code reports additional information about the error. An example of the notation used to show an exception and error code is shown below:
\#PF(fault code)
This example refers to a page-fault exception under conditions where an error code naming a type of fault is reported. Under some conditions, exceptions which produce error codes may not be able to report an accurate code. In this case, the error code is zero, as shown below for a general-protection exception:
\#GP(0)

### 1.3.7 A New Syntax for CPUID, CR, and MSR Values

Obtain feature flags, status, and system information by using the CPUID instruction, by checking control register bits, and by reading model-specific registers. We are moving toward a new syntax to represent this information. See Figure 1-2.

## CPUID Input and Output



Value (or range) of output

## Control Register Values



Value (or range) of output

## Model-Specific Register Values



Value (or range) of output

Figure 1-2. Syntax for CPUID, CR, and MSR Data Presentation

### 1.4 RELATED LITERATURE

Literature related to Intel 64 and IA-32 processors is listed on-line at:
http://developer.intel.com/products/processor/manuals/index.htm
Some of the documents listed at this web site can be viewed on-line; others can be ordered. The literature available is listed by Intel processor and then by the following
literature types: applications notes, data sheets, manuals, papers, and specification updates.
See also:

- The data sheet for a particular Intel 64 or IA-32 processor
- The specification update for a particular Intel 64 or IA-32 processor
- Intel ${ }^{\circledR} \mathrm{C}++$ Compiler documentation and online help http://www.intel.com/cd/software/products/asmo-na/eng/index.htm
- Intel ${ }^{\circledR}$ Fortran Compiler documentation and online help http://www.intel.com/cd/software/products/asmo-na/eng/index.htm
- Intel ${ }^{\circledR}$ VTune ${ }^{\text {TM }}$ Performance Analyzer documentation and online help http://www.intel.com/cd/software/products/asmo-na/eng/index.htm
- Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual (in five volumes) http://developer.intel.com/products/processor/manuals/index.htm
- Intel ${ }^{\circledR} 64$ and IA-32 Architectures Optimization Reference Manual http://developer.intel.com/products/processor/manuals/index.htm
- Intel ${ }^{\circledR}$ Processor Identification with the CPUID Instruction, AP-485 http://www.intel.com/support/processors/sb/cs-009861.htm
- Intel 64 Architecture x2APIC Specification:
http://developer.intel.com/products/processor/manuals/index.htm
- Intel 64 Architecture Processor Topology Enumeration:
http://softwarecommunity.intel.com/articles/eng/3887.htm
- Intel ${ }^{\circledR}$ Trusted Execution Technology Measured Launched Environment Programming Guide, http://www.intel.com/technology/security/index.htm
- Intel® SSE4 Programming Reference, http://developer.intel.com/products/processor/manuals/index.htm
- Developing Multi-threaded Applications: A Platform Consistent Approach http://cachewww.intel.com/cd/00/00/05/15/51534_developing_multithreaded_applications.pdf
- Using Spin-Loops on Intel Pentium 4 Processor and Intel Xeon Processor MP
http://www3.intel.com/cd/ids/developer/asmona/eng/dc/threading/knowledgebase/19083.htm
More relevant links are:
- Software network link:
http://softwarecommunity.intel.com/isn/home/
- Developer centers:
http://www.intel.com/cd/ids/developer/asmo-na/eng/dc/index.htm
- Processor support general link:
http://www.intel.com/support/processors/

ABOUT THIS MANUAL

- Software products and packages:
http://www.intel.com/cd/software/products/asmo-na/eng/index.htm
- Intel 64 and IA-32 processor manuals (printed or PDF downloads): http://developer.intel.com/products/processor/manuals/index.htm
- Intel ${ }^{\circledR}$ Multi-Core Technology:
http://developer.intel.com/multi-core/index.htm
- Intel ${ }^{\circledR}$ Hyper-Threading Technology (Intel ${ }^{\circledR}$ HT Technology):
http://developer.intel.com/technology/hyperthread/


## CHAPTER 2 INSTRUCTION FORMAT

This chapter describes the instruction format for all Intel 64 and IA-32 processors. The instruction format for protected mode, real-address mode and virtual-8086 mode is described in Section 2.1. Increments provided for IA-32e mode and its submodes are described in Section 2.2.

### 2.1 INSTRUCTION FORMAT FOR PROTECTED MODE, REAL-ADDRESS MODE, AND VIRTUAL-8086 MODE

The Intel 64 and IA-32 architectures instruction encodings are subsets of the format shown in Figure 2-1. Instructions consist of optional instruction prefixes (in any order), primary opcode bytes (up to three bytes), an addressing-form specifier (if required) consisting of the ModR/M byte and sometimes the SIB (Scale-Index-Base) byte, a displacement (if required), and an immediate data field (if required).


Figure 2-1. Intel 64 and IA-32 Architectures Instruction Format

### 2.1.1 Instruction Prefixes

Instruction prefixes are divided into four groups, each with a set of allowable prefix codes. For each instruction, it is only useful to include up to one prefix code from each of the four groups (Groups 1, 2, 3, 4). Groups 1 through 4 may be placed in any order relative to each other.

- Group 1
- Lock and repeat prefixes:
- LOCK prefix is encoded using FOH
- REPNE/REPNZ prefix is encoded using F2H. Repeat-Not-Zero prefix applies only to string and input/output instructions. (F2H is also used as a mandatory prefix for some instructions)
- REP or REPE/REPZ is encoded using F3H. Repeat prefix applies only to string and input/output instructions. (F3H is also used as a mandatory prefix for some instructions)
- Group 2
- Segment override prefixes:
- 2EH-CS segment override (use with any branch instruction is reserved)
- $36 \mathrm{H}-\mathrm{SS}$ segment override prefix (use with any branch instruction is reserved)
- $3 E H-D S$ segment override prefix (use with any branch instruction is reserved)
- $26 \mathrm{H}-\mathrm{ES}$ segment override prefix (use with any branch instruction is reserved)
- $64 \mathrm{H}-\mathrm{FS}$ segment override prefix (use with any branch instruction is reserved)
- $65 \mathrm{H}-\mathrm{GS}$ segment override prefix (use with any branch instruction is reserved)
- Branch hints:
- 2EH—Branch not taken (used only with Jcc instructions)
- 3EH—Branch taken (used only with Jcc instructions)
- Group 3
- Operand-size override prefix is encoded using 66H (66H is also used as a mandatory prefix for some instructions).
- Group 4
- 67H—Address-size override prefix

The LOCK prefix ( FOH ) forces an operation that ensures exclusive use of shared memory in a multiprocessor environment. See "LOCK—Assert LOCK\# Signal Prefix" in Chapter 3, "Instruction Set Reference, A-M," for a description of this prefix.

Repeat prefixes (F2H, F3H) cause an instruction to be repeated for each element of a string. Use these prefixes only with string and I/O instructions (MOVS, CMPS, SCAS, LODS, STOS, INS, and OUTS). Use of repeat prefixes and/or undefined opcodes with other Intel 64 or IA-32 instructions is reserved; such use may cause unpredictable behavior.

Some instructions may use F2H,F3H as a mandatory prefix to express distinct functionality. A mandatory prefix generally should be placed after other optional prefixes (exception to this is discussed in Section 2.2.1, "REX Prefixes")

Branch hint prefixes (2EH, 3EH) allow a program to give a hint to the processor about the most likely code path for a branch. Use these prefixes only with conditional branch instructions (Jcc). Other use of branch hint prefixes and/or other undefined opcodes with Intel 64 or IA-32 instructions is reserved; such use may cause unpredictable behavior.

The operand-size override prefix allows a program to switch between 16- and 32-bit operand sizes. Either size can be the default; use of the prefix selects the non-default size.

Some SSE2/SSE3/SSSE3/SSE4 instructions and instructions using a three-byte sequence of primary opcode bytes may use 66 H as a mandatory prefix to express distinct functionality. A mandatory prefix generally should be placed after other optional prefixes (exception to this is discussed in Section 2.2.1, "REX Prefixes")
Other use of the 66 H prefix is reserved; such use may cause unpredictable behavior.
The address-size override prefix (67H) allows programs to switch between 16 - and 32-bit addressing. Either size can be the default; the prefix selects the non-default size. Using this prefix and/or other undefined opcodes when operands for the instruction do not reside in memory is reserved; such use may cause unpredictable behavior.

### 2.1.2 Opcodes

A primary opcode can be 1,2 , or 3 bytes in length. An additional 3-bit opcode field is sometimes encoded in the ModR/M byte. Smaller fields can be defined within the primary opcode. Such fields define the direction of operation, size of displacements, register encoding, condition codes, or sign extension. Encoding fields used by an opcode vary depending on the class of operation.

Two-byte opcode formats for general-purpose and SIMD instructions consist of:

- An escape opcode byte 0FH as the primary opcode and a second opcode byte, or
- A mandatory prefix (66H, F2H, or F3H), an escape opcode byte, and a second opcode byte (same as previous bullet)

For example, CVTDQ2PD consists of the following sequence: F3 OF E6. The first byte is a mandatory prefix (it is not considered as a repeat prefix).
Three-byte opcode formats for general-purpose and SIMD instructions consist of:

- An escape opcode byte OFH as the primary opcode, plus two additional opcode bytes, or
- A mandatory prefix (66H, F2H, or F3H), an escape opcode byte, plus two additional opcode bytes (same as previous bullet)

For example, PHADDW for XMM registers consists of the following sequence: 660 F 3801 . The first byte is the mandatory prefix.

Valid opcode expressions are defined in Appendix A and Appendix B.

### 2.1.3 ModR/M and SIB Bytes

Many instructions that refer to an operand in memory have an addressing-form specifier byte (called the ModR/M byte) following the primary opcode. The ModR/M byte contains three fields of information:

- The mod field combines with the r/m field to form 32 possible values: eight registers and 24 addressing modes.
- The reg/opcode field specifies either a register number or three more bits of opcode information. The purpose of the reg/opcode field is specified in the primary opcode.
- The $r / m$ field can specify a register as an operand or it can be combined with the mod field to encode an addressing mode. Sometimes, certain combinations of the mod field and the $\mathrm{r} / \mathrm{m}$ field is used to express opcode information for some instructions.

Certain encodings of the ModR/M byte require a second addressing byte (the SIB byte). The base-plus-index and scale-plus-index forms of 32-bit addressing require the SIB byte. The SIB byte includes the following fields:

- The scale field specifies the scale factor.
- The index field specifies the register number of the index register.
- The base field specifies the register number of the base register.

See Section 2.1.5 for the encodings of the ModR/M and SIB bytes.

### 2.1.4 Displacement and Immediate Bytes

Some addressing forms include a displacement immediately following the ModR/M byte (or the SIB byte if one is present). If a displacement is required; it be 1,2 , or 4 bytes.

If an instruction specifies an immediate operand, the operand always follows any displacement bytes. An immediate operand can be 1, 2 or 4 bytes.

### 2.1.5 Addressing-Mode Encoding of ModR/M and SIB Bytes

The values and corresponding addressing forms of the ModR/M and SIB bytes are shown in Table 2-1 through Table 2-3: 16-bit addressing forms specified by the ModR/M byte are in Table 2-1 and 32-bit addressing forms are in Table 2-2. Table 2-3 shows 32-bit addressing forms specified by the SIB byte. In cases where the reg/opcode field in the ModR/M byte represents an extended opcode, valid encodings are shown in Appendix B.

In Table 2-1 and Table 2-2, the Effective Address column lists 32 effective addresses that can be assigned to the first operand of an instruction by using the Mod and R/M fields of the ModR/M byte. The first 24 options provide ways of specifying a memory
location; the last eight (Mod = 11B) provide ways of specifying general-purpose, MMX technology and XMM registers.
The Mod and R/M columns in Table 2-1 and Table 2-2 give the binary encodings of the Mod and R/M fields required to obtain the effective address listed in the first column. For example: see the row indicated by Mod $=11 B, R / M=000 B$. The row identifies the general-purpose registers EAX, AX or AL; MMX technology register MM0; or XMM register XMMO. The register used is determined by the opcode byte and the operandsize attribute.

Now look at the seventh row in either table (labeled "REG ="). This row specifies the use of the 3-bit Reg/Opcode field when the field is used to give the location of a second operand. The second operand must be a general-purpose, MMX technology, or XMM register. Rows one through five list the registers that may correspond to the value in the table. Again, the register used is determined by the opcode byte along with the operand-size attribute.

If the instruction does not require a second operand, then the Reg/Opcode field may be used as an opcode extension. This use is represented by the sixth row in the tables (labeled "/digit (Opcode)"). Note that values in row six are represented in decimal form.

The body of Table 2-1 and Table 2-2 (under the label "Value of ModR/M Byte (in Hexadecimal)") contains a 32 by 8 array that presents all of 256 values of the ModR/M byte (in hexadecimal). Bits 3, 4 and 5 are specified by the column of the table in which a byte resides. The row specifies bits 0,1 and 2; and bits 6 and 7. The figure below demonstrates interpretation of one table value.

/digit (Opcode); | Mod 11 |
| :--- |
| RM 000 |
| REG $=001$ |
| C8H 11001000 |

Figure 2-2. Table Interpretation of ModR/M Byte (C8H)

Table 2-1. 16-Bit Addressing Forms with the ModR/M Byte

|  |  |  | AL AX EAX XMMO 0 000 | $\begin{array}{\|l\|} \hline \mathrm{CL} \\ \text { CX } \\ \text { ECX } \\ \text { MM1 } \\ \text { XMM1 } \\ 1 \\ 001 \end{array}$ | DL DX EDX MM2 XMM2 2 010 | $\begin{array}{\|l\|} \hline \text { BL } \\ \text { BX } \\ \text { EBX } \\ \text { MM3 } \\ \text { XMM3 } \\ 3 \\ 011 \end{array}$ | AH <br> SP <br> MM4 <br> XMM4 <br> 4 100 | $\begin{array}{\|l\|} \hline \text { CH } \\ \text { BP1 } \\ \text { EBP } \\ \text { MM5 } \\ \text { XMM5 } \\ 5 \\ 101 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { DH } \\ \text { SI } \\ \text { ESI } \\ \text { MM6 } \\ \text { XMM6 } \\ 6 \\ 110 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { BH } \\ \text { DI } \\ \text { EDI } \\ \text { MMM } \\ \text { XMM7 } \\ 111 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Effective Address | Mod | R/M | Value of ModR/M Byte (in Hexadecimal) |  |  |  |  |  |  |  |
| [BX+SI] | 00 | 000 | 00 | 08 | 10 | 18 | 20 | 28 | 30 | 38 |
| [BX+DI] |  | 001 | 01 | 09 | 11 | 19 | 21 | 29 | 31 | 39 |
| [BP+SI] |  | 010 | 02 | OA | 12 | 1A | 22 | 2 A | 32 | 3A |
| [BP+DI] |  | 011 | 03 | OB | 13 | 1B | 23 | 2B | 33 | 3B |
| [SI] |  | 100 | 04 | OC | 14 | 1 C | 24 | 2 C | 34 | 3 C |
| [DI] |  | 101 | 05 | OD | 15 | 1D | 25 | 2D | 35 | 3D |
| disp16² |  | 110 | 06 | OE | 16 | 1E | 26 | 2E | 36 | 3 E |
| [BX] |  | 111 | 07 | OF | 17 | 1F | 27 | 2F | 37 | $3 F$ |
| [BX+SI]+disp83 | 01 | 000 | 40 | 48 | 50 | 58 | 60 | 68 | 70 | 78 |
| [BX+DI]+disp8 |  | 001 | 41 | 49 | 51 | 59 | 61 | 69 | 71 | 79 |
| [ $\mathrm{BP}+\mathrm{Sl}]+\mathrm{disp} 8$ |  | 010 | 42 | 4A | 52 | 5A | 62 | 6A | 72 | 7A |
| [BP+DI]+disp8 |  | 011 | 43 | 4B | 53 | 5B | 63 | 6B | 73 | 7B |
| [SI]+disp8 |  | 100 | 44 | 4C | 54 | 5C | 64 | 6C | 74 | 7 C |
| [DI]+disp8 |  | 101 | 45 | 4D | 55 | 5 D | 65 | 6D | 75 | 7 D |
| [ BP$]+\mathrm{disp} 8$ |  | 110 | 46 | 4E | 56 | 5E | 66 | 6E | 76 | 7E |
| [ BX ]+disp8 |  | 111 | 47 | 4F | 57 | 5F | 67 | 6F | 77 | 7F |
| [BX+SI]+disp16 | 10 | 000 | 80 | 88 | 90 | 98 | AO | A8 | B0 | B8 |
| [BX+DI]+disp16 |  | 001 | 81 | 89 | 91 | 99 | A1 | A9 | B1 | B9 |
| [BP+SI]+disp16 |  | 010 | 82 | 8A | 92 | 9A | A2 | AA | B2 | BA |
| [ $\mathrm{BP}+\mathrm{DI}]+$ disp16 |  | 011 | 83 | 8B | 93 | 9B | A3 | AB | B3 | BB |
| [SI]+disp16 |  | 100 | 84 | 8C | 94 | 9 C | A4 | AC | B4 | BC |
| [DI]+disp16 |  | 101 | 85 | 8 D | 95 | 9 D | A5 | AD | B5 | BD |
| [BP]+disp16 |  | 110 | 86 | 8 E | 96 | 9 E | A6 | AE | B6 | BE |
| [BX]+disp16 |  | 111 | 87 | 8F | 97 | 9F | A7 | AF | B7 | BF |
| EAX/AX/AL/MMO/XMMO | 11 | 000 | CO | C8 | DO | D8 | EO | E8 | FO | F8 |
| ECX/CX/CL/MM1/XMM1 |  | 001 | C1 | C9 | D1 | D9 | EQ | E9 | F1 | F9 |
| EDX/DX/DL/MM2/XMM2 |  | 010 | C2 | CA | D2 | DA | E2 | EA | F2 | FA |
| EBX/BX/BL/MМЗ/ХММЗ |  | 011 | C3 | CB | D3 | DB | E3 | EB | F3 | FB |
| ESP/SP/AHMM4/XMM4 |  | 100 | C4 | CC | D4 | DC | E4 | EC | F4 | FC |
| EBP/BP/CH/MM5/XMM5 |  | 101 | C5 | CD | D5 | DD | E5 | ED | F5 | FD |
| ESI/SI/DH/MM6/XMM6 |  | 110 | C6 | CE | D6 | DE | E6 | EE | F6 | FE |
| EDI/DI/BH/MM7/XMM7 |  | 111 | C7 | CF | D7 | DF | E7 | EF | F7 | FF |

NOTES:

1. The default segment register is SS for the effective addresses containing a BP index, DS for other effective addresses.
2. The disp16 nomenclature denotes a 16 -bit displacement that follows the ModR/M byte and that is added to the index.
3. The disp8 nomenclature denotes an 8-bit displacement that follows the ModR/M byte and that is sign-extended and added to the index.

Table 2-2. 32-Bit Addressing forms with the ModR/M Byte

| r8(/r) r16(/r) r32(/r) mm(r) $\times m m(r)$ (ln decimal) /digit (Opcode) (In binary) REG = |  |  | ${ }_{A}^{A L}$ AX MMO ХММО 000 | $\begin{aligned} & \hline \text { CL } \\ & \text { CX } \\ & \text { ECX } \\ & \text { MM1 } \\ & 1 \text { MM1 } \\ & 001 \end{aligned}$ | DL DX <br> EDX <br> MM2 <br> XMM2 <br> 2 0 0 | BL BX <br> BX EBX <br> MM3 <br> ХММЗ <br> 011 | $\begin{array}{\|l\|} \hline \text { AH } \\ \text { SP } \\ \text { ESP } \\ \text { MM44 } \\ \text { XMM4 } \\ 400 \\ \hline \end{array}$ | CH <br> BP <br> EBP <br> XMM5 <br> 5 101 | $\begin{array}{\|l\|} \hline \text { DH } \\ \text { SI } \\ \text { ESI } \\ \text { MMG } \\ \text { XMM6 } \\ 110 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { BH } \\ \text { DI } \\ \text { EDI } \\ \text { MMM } \\ \text { XMM } \\ 1111 \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Effective Address | Mod | R/M | Value of ModR/M Byte (in Hexadecimal) |  |  |  |  |  |  |  |
| [EAX] | 00 | 000 | 00 | 08 | 10 | 18 | 20 | 28 | 30 | 38 |
| [ECX] |  | 001 | 01 | 09 | 11 | 19 | 21 | 29 | 31 | 39 |
| [EDX] |  | 010 | 02 | OA | 12 | 1A | 22 | 2A | 32 | 3A |
| [EBX] |  | 011 | 03 | OB | 13 | 1B | 23 | 2B | 33 | 3B |
| $[--][-]^{1}$ |  | 100 | 04 | OC | 14 | 1 C | 24 | 2 C | 34 | 3 C |
| disp32 ${ }^{2}$ |  | 101 | 05 | OD | 15 | 1D | 25 | 2D | 35 | 3 D |
| [ESI] |  | 110 | 06 | OE | 16 | 1E | 26 | 2 E | 36 | 3 E |
| [EDI] |  | 111 | 07 | OF | 17 | 1F | 27 | 2 F | 37 | 3F |
| [EAX]+disp8 ${ }^{3}$ | 01 | 000 | 40 | 48 | 50 | 58 | 60 | 68 | 70 | 78 |
| [ECX]+disp8 |  | 001 | 41 | 49 | 51 | 59 | 61 | 69 | 71 | 79 |
| [EDX]+disp8 |  | 010 | 42 | 4A | 52 | 5A | 62 | 6A | 72 | 7A |
| [EBX]+disp8 |  | 011 | 43 | 4B | 53 | 5B | 63 | 6B | 73 | 7B |
| [---][-]+disp8 |  | 100 | 44 | 4 C | 54 | 5 C | 64 | 6C | 74 | 7 C |
| [EBP]+disp8 |  | 101 | 45 | 4D | 55 | 5D | 65 | 6D | 75 | 7D |
| [ESI]+disp8 |  | 110 | 46 | 4E | 56 | 5 E | 66 | 6 E | 76 | 7E |
| [EDI]+disp8 |  | 111 | 47 | 4F | 57 | 5F | 67 | 6F | 77 | 7F |
| [EAX]+disp32 | 10 | 000 |  | 88 | 90 | 98 | A0 | A8 | B0 |  |
| [ECX]+disp32 |  | 001 | 81 | 89 | 91 | 99 | A1 | A9 | B1 | B9 |
| [EDX]+disp32 |  | 010 | 82 | 8A | 92 | 9A | A2 | AA | B2 | BA |
| [EBX]+disp32 |  | 011 | 83 | 8B | 93 | 9B | A3 | AB | B3 | BB |
| [--7[--]+disp32 |  | 100 | 84 | 8C | 94 | 9 C | A4 | AC | B4 | BC |
| [EBP]+disp32 |  | 101 | 85 | 8D | 95 | 9 D | A5 | AD | B5 | BD |
| [ESI]+disp32 |  | 110 | 86 | 8E | 96 | 9 E | A6 | AE | B6 | BE |
| [EDI]+disp32 |  | 111 | 87 | 8F | 97 | 9F | A7 | AF | B7 | BF |
| EAX/AX/AL/MMO/XMMO | 11 |  |  |  | D0 |  |  | E8 |  |  |
| ECX/CX/CL/MM/XMM1 |  | 001 | C1 | C9 | D1 | D9 | E1 | E9 | F1 | F9 |
| EDX/DX/DL/MM2/XMM2 |  | 010 | C2 | CA | D2 | DA | E2 | EA | F2 | FA |
| EBX/BX/BL/MMЗ/XMMЗ |  | 011 | C3 | CB | D3 | DB | E3 | EB | F3 | FB |
| ESP/SP/AH/MM4/XMM4 |  | 100 | C4 | CC | D4 | DC | E4 | EC | F4 | FC |
| EBP/BP/CH/MM5/XMM5 |  | 101 | C5 | CD | D5 | DD | E5 | ED | F5 | FD |
| ESI/SI/DH/MM6/XMM6 |  | 110 | C6 | CE | D6 | DE | E6 | EE | F6 | FE |
| EDI/DI/BH/MM7/XMM7 |  | 111 | C7 | CF | D7 | DF | E7 | EF | F7 | FF |

NOTES:

1. The [--][--] nomenclature means a SIB follows the ModR/M byte.
2. The disp32 nomenclature denotes a 32-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is added to the index.
3. The disp8 nomenclature denotes an 8-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is sign-extended and added to the index.
Table 2-3 is organized to give 256 possible values of the SIB byte (in hexadecimal). General purpose registers used as a base are indicated across the top of the table, along with corresponding values for the SIB byte's base field. Table rows in the body
of the table indicate the register used as the index (SIB byte bits 3, 4 and 5) and the scaling factor (determined by SIB byte bits 6 and 7).

Table 2-3. 32-Bit Addressing Forms with the SIB Byte

| r32 <br> (In decimal) Base = <br> (In binary) Base = |  |  | $\begin{aligned} & \hline \text { EAX } \\ & 0 \\ & 000 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{ECX} \\ & 1 \\ & 001 \end{aligned}$ | $\begin{aligned} & \hline \text { EDX } \\ & 2 \\ & 010 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{EBX} \\ \mathrm{~B} \\ 011 \end{array}$ | $\begin{aligned} & \text { ESP } \\ & 4 \\ & 100 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { [苗 } \\ 5 \\ 101 \end{array}$ | $\begin{aligned} & \text { ESI } \\ & 6 \\ & 110 \end{aligned}$ | $\begin{aligned} & \text { EDD } \\ & 111 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Scaled Index | SS | Index | Value of SIB Byte (in Hexadecimal) |  |  |  |  |  |  |  |
| [EAX] | 00 | 000 | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 |
| [ECX] |  | 001 | 08 | 09 | OA | OB | OC | OD | OE | OF |
| [EDX] |  | 010 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| [EBX] |  | 011 | 18 | 19 | 1A | 1B | 1 C | 1 D | 1E | 1F |
| none |  | 100 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 |
| [EBP] |  | 101 | 28 | 29 | 2A | 2B | 2 C | 2 D | 2E | 2 F |
| [ESI] |  | 110 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 |
| [EDI] |  | 111 | 38 | 39 | 3A | 3B | 3C | 3D | 3E | 3F |
| [EAX*2] | 01 | 000 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| [ECX*2] |  | 001 | 48 | 49 | 4A | 4B | 4 C | 4D | 4E | 4F |
| [EDX*2] |  | 010 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 |
| [EBX*2] |  | 011 | 58 | 59 | 5A | 5B | 5C | 5D | 5E | 5F |
| none |  | 100 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 |
| [EBP*2] |  | 101 | 68 | 69 | 6A | 6B | 6 C | 6 6 | $6 \mathrm{6E}$ | 6 F |
| [ESI*2] |  | 110 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 |
| [EDI*2] |  | 111 | 78 | 79 | 7A | 7B | 7 C | 7 D | 7E | 7F |
| [EAX*4] | 10 | 000 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 |
| [ECX*4] |  | 001 | 88 | 89 | 8A | 8B | 8C | 8D | 8E | 8F |
| [EDX*4] |  | 010 | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 |
| [EBX*4] |  | 011 | 98 | 89 | 9A | 9B | 9C | 9D | 9E | 9 F |
| none |  | 100 | AO | A1 | A2 | A3 | A4 | A5 | A6 | A7 |
| [EBP*4] |  | 101 | A8 | A9 | AA | AB | AC | AD | AE | AF |
| [ESI*4] |  | 110 | B0 | B1 | B2 | B3 | B4 | B5 | B6 | B7 |
| [EDI*4] |  | 111 | B8 | B9 | BA | BB | BC | BD | BE | BF |
| [EAX*8] | 11 | 000 | CO | C1 | C2 | C3 | C4 | C5 | C6 | C7 |
| [ECX*8] |  | 001 | C8 | C9 | CA | CB | CC | CD | CE | CF |
| [EDX*8] |  | 010 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
| [EBX*8] |  | 011 | D8 | D9 | DA | DB | DC | DD | DE | DF |
| none |  | 100 | EO | E1 | E2 | E3 | E4 | E5 | E6 | E7 |
| [EBP*8] |  | 101 | E8 | E9 | EA | EB | EC | ED | EE | EF |
| [ESI*8] |  | 110 | F0 | F1 | F2 | F3 | F4 | F5 | F6 | F7 |
| [EDI*8] |  | 111 | F8 | F9 | FA | FB | FC | FD | FE | FF |

## NOTES:

1. The [*] nomenclature means a disp32 with no base if the MOD is 00B. Otherwise, [*] means disp8 or disp32 + [EBP]. This provides the following address modes:
MOD bits Effective Address

| 00 | [scaled index] + disp32 |
| :--- | :--- |
| 01 | [scaled index] + disp8 + [EBP] |
| 10 | [scaled index] + disp32 + [EBP] |

### 2.2 IA-32E MODE

IA-32e mode has two sub-modes. These are:

- Compatibility Mode. Enables a 64-bit operating system to run most legacy protected mode software unmodified.
- 64-Bit Mode. Enables a 64-bit operating system to run applications written to access 64-bit address space.


### 2.2.1 REX Prefixes

REX prefixes are instruction-prefix bytes used in 64-bit mode. They do the following:

- Specify GPRs and SSE registers.
- Specify 64-bit operand size.
- Specify extended control registers.

Not all instructions require a REX prefix in 64-bit mode. A prefix is necessary only if an instruction references one of the extended registers or uses a 64-bit operand. If a REX prefix is used when it has no meaning, it is ignored.
Only one REX prefix is allowed per instruction. If used, the REX prefix byte must immediately precede the opcode byte or the escape opcode byte (OFH). When a REX prefix is used in conjunction with an instruction containing a mandatory prefix, the mandatory prefix must come before the REX so the REX prefix can be immediately preceding the opcode or the escape byte. For example, CVTDQ2PD with a REX prefix should have REX placed between F3 and OF E6. Other placements are ignored. The instruction-size limit of 15 bytes still applies to instructions with a REX prefix. See Figure 2-3.

| Legacy <br> Prefixes | REX Prefix | Opcode | ModR/M | SIB | Displacement | Immediate |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Grp 1, Grp <br> 2, Grp 3, <br> Grp 4 <br> (optional) | (optional) | 1-, 2-, or 3-byte opcode | 1 byte (if required) | 1 byte (if required) | Address displacement of 1,2 , or 4 bytes | Immediate data of 1,2 , or 4 bytes or none |

Figure 2-3. Prefix Ordering in 64-bit Mode

### 2.2.1.1 Encoding

Intel 64 and IA-32 instruction formats specify up to three registers by using 3-bit fields in the encoding, depending on the format:

- ModR/M: the reg and r/m fields of the ModR/M byte
- ModR/M with SIB: the reg field of the ModR/M byte, the base and index fields of the SIB (scale, index, base) byte
- Instructions without ModR/M: the reg field of the opcode

In 64-bit mode, these formats do not change. Bits needed to define fields in the 64 -bit context are provided by the addition of REX prefixes.

### 2.2.1.2 More on REX Prefix Fields

REX prefixes are a set of 16 opcodes that span one row of the opcode map and occupy entries 40 H to 4 FH . These opcodes represent valid instructions (INC or DEC) in IA-32 operating modes and in compatibility mode. In 64-bit mode, the same opcodes represent the instruction prefix REX and are not treated as individual instructions.

The single-byte-opcode form of INC/DEC instruction not available in 64-bit mode. INC/DEC functionality is still available using ModR/M forms of the same instructions (opcodes FF/0 and FF/1).
See Table 2-4 for a summary of the REX prefix format. Figure 2-4 though Figure 2-7 show examples of REX prefix fields in use. Some combinations of REX prefix fields are invalid. In such cases, the prefix is ignored. Some additional information follows:

- Setting REX.W can be used to determine the operand size but does not solely determine operand width. Like the 66H size prefix, 64-bit operand size override has no effect on byte-specific operations.
- For non-byte operations: if a 66 H prefix is used with prefix (REX.W $=1$ ), 66 H is ignored.
- If a 66 H override is used with REX and REX.W $=0$, the operand size is 16 bits.
- REX.R modifies the ModR/M reg field when that field encodes a GPR, SSE, control or debug register. REX.R is ignored when ModR/M specifies other registers or defines an extended opcode.
- REX.X bit modifies the SIB index field.
- REX.B either modifies the base in the ModR/M r/m field or SIB base field; or it modifies the opcode reg field used for accessing GPRs.

Table 2-4. REX Prefix Fields [BITS: 0100WRXB]

| Field Name | Bit Position | Definition |
| :--- | :--- | :--- |
| - | $7: 4$ | 0100 |
| W | 3 | $0=$ Operand size determined by CS.D |
|  | 2 | 64 Bit Operand Size |
| X | 1 | Extension of the ModR/M reg field |
| B | 0 | Extension of the SIB index field |



Figure 2-4. Memory Addressing Without an SIB Byte; REX.X Not Used


Figure 2-5. Register-Register Addressing (No Memory Operand); REX.X Not Used


Figure 2-6. Memory Addressing With a SIB Byte


Figure 2-7. Register Operand Coded in Opcode Byte; REX.X \& REX.R Not Used

In the IA-32 architecture, byte registers ( $\mathrm{AH}, \mathrm{AL}, \mathrm{BH}, \mathrm{BL}, \mathrm{CH}, \mathrm{CL}, \mathrm{DH}$, and DL ) are encoded in the ModR/M byte's reg field, the r/m field or the opcode reg field as registers 0 through 7. REX prefixes provide an additional addressing capability for byteregisters that makes the least-significant byte of GPRs available for byte operations.

Certain combinations of the fields of the ModR/M byte and the SIB byte have special meaning for register encodings. For some combinations, fields expanded by the REX prefix are not decoded. Table 2-5 describes how each case behaves.

Table 2-5. Special Cases of REX Encodings

| ModR/M or SIB | Sub-field Encodings | Compatibility Mode Operation | Compatibility Mode Implications | Additional Implications |
| :---: | :---: | :---: | :---: | :---: |
| ModR/M Byte | mod ! 11 | SIB byte present. | SIB byte required for ESP-based addressing. | REX prefix adds a fourth bit (b) which is not decoded (don't care). <br> SIB byte also required for R12-based addressing. |
|  | $\begin{aligned} & \mathrm{r} / \mathrm{m}= \\ & \mathrm{b} * 100(\mathrm{ESP}) \end{aligned}$ |  |  |  |
|  |  |  |  |  |
| ModR/M Byte | $\bmod =0$ | Base register not used. | EBP without a displacement must be done using $\bmod =01$ with displacement of 0 . | REX prefix adds a fourth bit (b) which is not decoded (don't care). <br> Using RBP or R13 without displacement must be done using mod = 01 with a displacement of 0 . |
|  | $\begin{aligned} & \hline r / m= \\ & b^{*} 101(E B P) \end{aligned}$ |  |  |  |
|  |  |  |  |  |
| SIB Byte | $\begin{aligned} & \text { index = } \\ & 0100(\text { ESP }) \end{aligned}$ | Index register not used. | ESP cannot be used as an index register. | REX prefix adds a fourth bit (b) which is decoded. There are no additional implications. The expanded index field allows distinguishing RSP from R12, therefore R12 can be used as an index. |
| SIB Byte | $\begin{aligned} & \text { base = } \\ & 0101(E B P) \end{aligned}$ | Base register is unused if $\bmod =0$. | Base register depends on mod encoding. | REX prefix adds a fourth bit (b) which is not decoded. <br> This requires explicit displacement to be used with EBP/RBP or R13. |

NOTES:

* Don't care about value of REX.B


### 2.2.1.3 Displacement

Addressing in 64-bit mode uses existing 32-bit ModR/M and SIB encodings. The ModR/M and SIB displacement sizes do not change. They remain 8 bits or 32 bits and are sign-extended to 64 bits.

### 2.2.1.4 Direct Memory-Offset MOVs

In 64-bit mode, direct memory-offset forms of the MOV instruction are extended to specify a 64-bit immediate absolute address. This address is called a moffset. No prefix is needed to specify this 64-bit memory offset. For these MOV instructions, the
size of the memory offset follows the address-size default (64 bits in 64-bit mode). See Table 2-6.

Table 2-6. Direct Memory Offset Form of MOV

| Opcode | Instruction |
| :--- | :--- |
| AO | MOV AL, moffset |
| A1 | MOV EAX, moffset |
| A2 | MOV moffset, AL |
| A3 | MOV moffset, EAX |

### 2.2.1.5 Immediates

In 64-bit mode, the typical size of immediate operands remains 32 bits. When the operand size is 64 bits, the processor sign-extends all immediates to 64 bits prior to their use.

Support for 64-bit immediate operands is accomplished by expanding the semantics of the existing move (MOV reg, imm16/32) instructions. These instructions (opcodes B8H - BFH) move 16-bits or 32-bits of immediate data (depending on the effective operand size) into a GPR. When the effective operand size is 64 bits, these instructions can be used to load an immediate into a GPR. A REX prefix is needed to override the 32-bit default operand size to a 64-bit operand size.
For example:
48 B8 8877665544332211 MOV RAX,1122334455667788H

### 2.2.1.6 RIP-Relative Addressing

A new addressing form, RIP-relative (relative instruction-pointer) addressing, is implemented in 64-bit mode. An effective address is formed by adding displacement to the 64-bit RIP of the next instruction.

In IA-32 architecture and compatibility mode, addressing relative to the instruction pointer is available only with control-transfer instructions. In 64-bit mode, instructions that use ModR/M addressing can use RIP-relative addressing. Without RIP-relative addressing, all ModR/M instruction modes address memory relative to zero.
RIP-relative addressing allows specific ModR/M modes to address memory relative to the 64-bit RIP using a signed 32-bit displacement. This provides an offset range of $\pm 2 \mathrm{~GB}$ from the RIP. Table 2-7 shows the ModR/M and SIB encodings for RIP-relative addressing. Redundant forms of 32-bit displacement-addressing exist in the current ModR/M and SIB encodings. There is one ModR/M encoding and there are several SIB encodings. RIP-relative addressing is encoded using a redundant form.
In 64-bit mode, the ModR/M Disp32 (32-bit displacement) encoding is re-defined to be RIP+Disp32 rather than displacement-only. See Table 2-7.

Table 2-7. RIP-Relative Addressing

| ModR/M and SIB Sub-field Encodings |  | Compatibility Mode Operation | 64-bit Mode Operation | Additional Implications in 64-bit mode |
| :---: | :---: | :---: | :---: | :---: |
| ModR/M Byte | $\bmod =00$ | Disp32 | RIP + Disp32 | Must use SIB form with normal (zero-based) displacement addressing |
|  | r/m = 101 (none) |  |  |  |
| SIB Byte | base = 101 (none) | $\begin{aligned} & \text { if mod = 00, } \\ & \text { Disp32 } \end{aligned}$ | Same as legacy | None |
|  | index = 100 (none) |  |  |  |
|  | scale $=0,1,2,4$ |  |  |  |

The ModR/M encoding for RIP-relative addressing does not depend on using prefix. Specifically, the r/m bit field encoding of 101B (used to select RIP-relative addressing) is not affected by the REX prefix. For example, selecting R13 (REX.B = 1, $\mathrm{r} / \mathrm{m}=101 \mathrm{~B}$ ) with mod $=00 \mathrm{~B}$ still results in RIP-relative addressing. The 4-bit r/m field of REX.B combined with ModR/M is not fully decoded. In order to address R13 with no displacement, software must encode R13 + 0 using a 1-byte displacement of zero.

RIP-relative addressing is enabled by 64-bit mode, not by a 64-bit address-size. The use of the address-size prefix does not disable RIP-relative addressing. The effect of the address-size prefix is to truncate and zero-extend the computed effective address to 32 bits.

### 2.2.1.7 Default 64-Bit Operand Size

In 64-bit mode, two groups of instructions have a default operand size of 64 bits (do not need a REX prefix for this operand size). These are:

- Near branches
- All instructions, except far branches, that implicitly reference the RSP


### 2.2.2 Additional Encodings for Control and Debug Registers

In 64-bit mode, more encodings for control and debug registers are available. The REX.R bit is used to modify the ModR/M reg field when that field encodes a control or debug register (see Table 2-4). These encodings enable the processor to address CR8-CR15 and DR8- DR15. An additional control register (CR8) is defined in 64-bit mode. CR8 becomes the Task Priority Register (TPR).

In the first implementation of IA-32e mode, CR9-CR15 and DR8-DR15 are not implemented. Any attempt to access unimplemented registers results in an invalid-opcode exception (\#UD).

### 2.3 INTEL® ADVANCED VECTOR EXTENSIONS (INTEL® AVX)

Intel AVX instructions are encoded using an encoding scheme that combines prefix bytes, opcode extension field, operand encoding fields, and vector length encoding capability into a new prefix, referred to as VEX. In the VEX encoding scheme, the VEX prefix may be two or three bytes long, depending on the instruction semantics.
Despite the two-byte or three-byte length of the VEX prefix, the VEX encoding format provides a more compact representation/packing of the components of encoding an instruction in Intel 64 architecture. The VEX encoding scheme also allows more headroom for future growth of Intel 64 architecture.

### 2.3.1 Instruction Format

Instruction encoding using VEX prefix provides several advantages:

- Instruction syntax support for three operands and up-to four operands when necessary. For example, the third source register used by VBLENDVPD is encoded using bits 7:4 of the immediate byte.
- Encoding support for vector length of 128 bits (using XMM registers) and 256 bits (using YMM registers)
- Encoding support for instruction syntax of non-destructive source operands.
- Elimination of escape opcode byte (0FH), SIMD prefix byte (66H, F2H, F3H) via a compact bit field representation within the VEX prefix.
- Elimination of the need to use REX prefix to encode the extended half of generalpurpose register sets (R8-R15) for direct register access, memory addressing, or accessing XMM8-XMM15 (including YMM8-YMM15).
- Flexible and more compact bit fields are provided in the VEX prefix to retain the full functionality provided by REX prefix. REX.W, REX.X, REX.B functionalities are provided in the three-byte VEX prefix only because only a subset of SIMD instructions need them.
- Extensibility for future instruction extensions without significant instruction length increase.

Figure 2-8 shows the Intel 64 instruction encoding format with VEX prefix support. Legacy instruction without a VEX prefix is fully supported and unchanged. The use of VEX prefix in an Intel 64 instruction is optional, but a VEX prefix is required for Intel 64 instructions that operate on YMM registers or support three and four operand syntax. VEX prefix is not a constant-valued, "single-purpose" byte like 0FH, 66H, F2H, F3H in legacy SSE instructions. VEX prefix provides substantially richer capability than the REX prefix.


Figure 2-8. Instruction Encoding Format with VEX Prefix

### 2.3.2 VEX and the LOCK prefix

Any VEX-encoded instruction with a LOCK prefix preceding VEX will \#UD.

### 2.3.3 VEX and the 66H, F2H, and F3H prefixes

Any VEX-encoded instruction with a $66 \mathrm{H}, \mathrm{F} 2 \mathrm{H}$, or F3H prefix preceding VEX will \#UD.

### 2.3.4 VEX and the REX prefix

Any VEX-encoded instruction with a REX prefix proceeding VEX will \#UD.

### 2.3.5 The VEX Prefix

The VEX prefix is encoded in either the two-byte form (the first byte must be C 5 H ) or in the three-byte form (the first byte must be C4H). The two-byte VEX is used mainly for 128-bit, scalar, and the most common 256-bit AVX instructions; while the threebyte VEX provides a compact replacement of REX and 3-byte opcode instructions (including AVX and FMA instructions). Beyond the first byte of the VEX prefix, it consists of a number of bit fields providing specific capability, they are shown in
Figure 2-9.
The bit fields of the VEX prefix can be summarized by its functional purposes:

- Non-destructive source register encoding (applicable to three and four operand syntax): This is the first source operand in the instruction syntax. It is represented by the notation, VEX.vvvv. This field is encoded using 1's complement form (inverted form), i.e. XMMO/YMMO/R0 is encoded as 1111B, XMM15/YMM15/R15 is encoded as 0000B.
- Vector length encoding: This 1-bit field represented by the notation VEX.L. L= 0 means vector length is 128 bits wide, $L=1$ means 256 bit vector. The value of this field is written as VEX. 128 or VEX. 256 in this document to distinguish encoded values of other VEX bit fields.
- REX prefix functionality: Full REX prefix functionality is provided in the three-byte form of VEX prefix. However the VEX bit fields providing REX functionality are encoded using 1's complement form, i.e. XMMO/YMMO/RO is encoded as 1111B, XMM15/YMM15/R15 is encoded as 0000B.
- Two-byte form of the VEX prefix only provides the equivalent functionality of REX.R, using 1's complement encoding. This is represented as VEX.R.
- Three-byte form of the VEX prefix provides REX.R, REX.X, REX.B functionality using 1's complement encoding and three dedicated bit fields represented as VEX.R, VEX.X, VEX.B.
- Three-byte form of the VEX prefix provides the functionality of REX.W only to specific instructions that need to override default 32-bit operand size for a general purpose register to 64-bit size in 64-bit mode. For those applicable instructions, VEX.W field provides the same functionality as REX.W. VEX.W field can provide completely different functionality for other instructions.
Consequently, the use of REX prefix with VEX encoded instructions is not allowed. However, the intent of the REX prefix for expanding register set is reserved for future instruction set extensions using VEX prefix encoding format.
- Compaction of SIMD prefix: Legacy SSE instructions effectively use SIMD prefixes ( $66 \mathrm{H}, \mathrm{F} 2 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ ) as an opcode extension field. VEX prefix encoding allows the functional capability of such legacy SSE instructions (operating on XMM registers, bits 255:128 of corresponding YMM unmodified) to be encoded using the VEX.pp field without the presence of any SIMD prefix. The VEX-encoded 128-bit instruction will zero-out bits 255:128 of the destination register. VEXencoded instruction may have 128 bit vector length or 256 bits length.
- Compaction of two-byte and three-byte opcode: More recently introduced legacy SSE instructions employ two and three-byte opcode. The one or two leading bytes are: $0 F H$, and $0 F H 3 A H / 0 F H 38 H$. The one-byte escape ( 0 FH ) and two-byte escape ( $0 \mathrm{FH} 3 \mathrm{AH}, 0 \mathrm{FH} 38 \mathrm{H}$ ) can also be interpreted as an opcode extension field. The VEX.mmmmm field provides compaction to allow many legacy instruction to be encoded without the constant byte sequence, 0FH, 0FH 3AH, 0FH 38H. These VEX-encoded instruction may have 128 bit vector length or 256 bits length.

The VEX prefix is required to be the last prefix and immediately precedes the opcode bytes. It must follow any other prefixes. If VEX prefix is present a REX prefix is not supported.
The 3-byte VEX leaves room for future expansion with 3 reserved bits. REX and the 66h/F2h/F3h prefixes are reclaimed for future use.
VEX prefix has a two-byte form and a three byte form. If an instruction syntax can be encoded using the two-byte form, it can also be encoded using the three byte form of VEX. The latter increases the length of the instruction by one byte. This may be helpful in some situations for code alignment.

The VEX prefix supports 256 -bit versions of floating-point SSE, SSE2, SSE3, and SSE4 instructions. Note, certain new instruction functionality can only be encoded with the VEX prefix.

The VEX prefix will \#UD on any instruction containing MMX register sources or destinations.

Byte 0
Byte 1
Byte 2


R: REX.R in 1's complement (inverted) form
1: Same as REX.R $=0$ (must be 1 in 32-bit mode)
0 : Same as REX.R=1 (64-bit mode only)
X: REX.X in 1's complement (inverted) form
1: Same as REX.X $=0$ (must be 1 in 32-bit mode)
0 : Same as REX.X=1 (64-bit mode only)
B: REX.B in l's complement (inverted) form
1: Same as REX.B=0 (Ignored in 32-bit mode).
0 : Same as REX.B=1 (64-bit mode only)
W: opcode specific (use like REX.W, or used for opcode
extension, or ignored, depending on the opcode byte)
m-mmmm:
00000: Reserved for future use (will \#UD)
00001: implied 0 F leading opcode byte
00010: implied 0F 38 leading opcode bytes
00011: implied 0F 3A leading opcode bytes
00100-11111: Reserved for future use (will \#UD)
vvvv: a register specifier (in 1's complement form) or 1111 if unused.

## L: Vector Length

0 : scalar or 128 -bit vector
1: 256 -bit vector
pp: opcode extension providing equivalent functionality of a SIMD prefix
00 : None
01: 66
10: F3
11: F2

Figure 2-9. VEX bitfields

The following subsections describe the various fields in two or three-byte VEX prefix:

### 2.3.5.1 VEX Byte 0, bits[7:0]

VEX Byte 0, bits [7:0] must contain the value 11000101b (C5h) or 11000100b (C4h). The 3-byte VEX uses the C4h first byte, while the 2-byte VEX uses the C5h first byte.

### 2.3.5.2 VEX Byte 1, bit [7] - 'R'

VEX Byte 1, bit [7] contains a bit analogous to a bit inverted REX.R. In protected and compatibility modes the bit must be set to ' 1 ' otherwise the instruction is LES or LDS.

This bit is present in both 2- and 3-byte VEX prefixes.
The usage of WRXB bits for legacy instructions is explained in detail section 2.2.1.2 of Intel 64 and IA-32 Architectures Software developer's manual, Volume 2A.

This bit is stored in bit inverted format.

### 2.3.5.3 3-byte VEX byte 1, bit[6] - 'X'

Bit[6] of the 3-byte VEX byte 1 encodes a bit analogous to a bit inverted REX.X. It is an extension of the SIB Index field in 64-bit modes. In 32-bit modes, this bit must be set to '1' otherwise the instruction is LES or LDS.

This bit is available only in the 3-byte VEX prefix.
This bit is stored in bit inverted format.

### 2.3.5.4 3-byte VEX byte 1, bit[5] - 'B'

Bit[5] of the 3-byte VEX byte 1 encodes a bit analogous to a bit inverted REX.B. In 64-bit modes, it is an extension of the ModR/M r/m field, or the SIB base field. In 32bit modes, this bit is ignored.

This bit is available only in the 3-byte VEX prefix.
This bit is stored in bit inverted format.

### 2.3.5.5 3-byte VEX byte 2, bit[7] - 'W'

Bit[7] of the 3-byte VEX byte 2 is represented by the notation VEX.W. It can provide following functions, depending on the specific opcode.

- For AVX instructions that have equivalent legacy SSE instructions (typically these SSE instructions have a general-purpose register operand with its operand size attribute promotable by REX.W), if REX.W promotes the operand size attribute of the general-purpose register operand in legacy SSE instruction, VEX.W has same meaning in the corresponding AVX equivalent form. In 32-bit modes, VEX.W is silently ignored.
- For AVX instructions that have equivalent legacy SSE instructions (typically these SSE instructions have operands with their operand size attribute fixed and not promotable by REX.W), if REX.W is don't care in legacy SSE instruction, VEX.W is ignored in the corresponding AVX equivalent form irrespective of mode.
- For new AVX instructions where VEX.W has no defined function (typically these meant the combination of the opcode byte and VEX.mmmmm did not have any equivalent SSE functions), VEX.W is reserved as zero and setting to other than zero will cause instruction to \#UD.


### 2.3.5.6 2-byte VEX Byte 1, bits[6:3] and 3-byte VEX Byte 2, bits [6:3]'vvvv' the Source or dest Register Specifier

In 32-bit mode the VEX first byte C4 and C5 alias onto the LES and LDS instructions. To maintain compatibility with existing programs the VEX 2nd byte, bits [7:6] must be 11b. To achieve this, the VEX payload bits are selected to place only inverted, 64bit valid fields (extended register selectors) in these upper bits.
The 2-byte VEX Byte 1, bits [6:3] and the 3-byte VEX, Byte 2, bits [6:3] encode a field (shorthand VEX.vvvv) that for instructions with 2 or more source registers and an XMM or YMM or memory destination encodes the first source register specifier stored in inverted (1's complement) form.
VEX.vvvv is not used by the instructions with one source (except certain shifts, see below) or on instructions with no XMM or YMM or memory destination. If an instruction does not use VEX.vvvv then it should be set to 1111b otherwise instruction will \#UD.
In 64-bit mode all 4 bits may be used. See Table 2-8 for the encoding of the XMM or YMM registers. In 32-bit and 16-bit modes bit 6 must be 1 (if bit 6 is not 1 , the 2 -byte VEX version will generate LDS instruction and the 3-byte VEX version will ignore this bit).

Table 2-8. VEX.vvvv to register name mapping

| VEX.vvvv | Dest Register | Valid in Legacy/Compatibility <br> 32-bit modes? |
| :---: | :---: | :---: |
| 1111B | XMM0/YMM0 | Valid |
| 1110B | XMM1/YMM1 | Valid |
| 1101B | XMM2/YMM2 | Valid |
| 1100B | XMM3/YMM3 | Valid |
| 1011B | XMM4/YMM4 | Valid |
| 1010B | XMM5/YMM5 | Valid |
| 1001B | XMM6/YMM6 | Valid |
| 1000B | XMM7/YMM7 | Valid |
| 0111B | XMM8/YMM8 | Invalid |
| 0110B | XMM9/YMM9 | Invalid |
| 0101B | XMM10/YMM10 | Invalid |
| 0100B | XMM11/YMM11 | Invalid |
| 0011B | XMM12/YMM12 | Invalid |
| 0010B | XMM13/YMM13 | Invalid |
| 0001B | XMM14/YMM14 | Invalid |
| 0000B | XMM15/YMM15 | Invalid |

The VEX.vvvv field is encoded in bit inverted format for accessing a register operand.

### 2.3.6 Instruction Operand Encoding and VEX.vvvv, ModR/M

VEX-encoded instructions support three-operand and four-operand instruction syntax. Some VEX-encoded instructions have syntax with less than three operands, e.g. VEX-encoded pack shift instructions support one source operand and one destination operand).
The roles of VEX.vvvv, reg field of ModR/M byte (ModR/M.reg), r/m field of ModR/M byte (ModR/M.r/m) with respect to encoding destination and source operands vary with different type of instruction syntax.
The role of VEX.vvvv can be summarized to three situations:

- VEX.vvvv encodes the first source register operand, specified in inverted (1's complement) form and is valid for instructions with 2 or more source operands.
- VEX.vvvv encodes the destination register operand, specified in 1's complement form for certain vector shifts. The instructions where VEX.vvvv is used as a destination are listed in Table 2-9. The notation in the "Opcode" column in Table 2-9 is described in detail in section 3.1.1.
- VEX.vvvv does not encode any operand, the field is reserved and should contain 1111b.

Table 2-9. Instructions with a VEX.vvvv destination

| Opcode | Instruction mnemonic |
| :---: | :---: |
| VEX.NDD.128.66.0F 73 /7 ib | VPSLLDQ xmm1, xmm2, imm8 |
| VEX.NDD.128.66.0F $73 / 3 \mathrm{ib}$ | VPSRLDQ xmm1, xmm2, imm8 |
| VEX.NDD.128.66.0F $71 / 2 \mathrm{ib}$ | VPSRLW xmm1, xmm2, imm8 |
| VEX.NDD.128.66.0F 72 /2 ib | VPSRLD xmm1, xmm2, imm8 |
| VEX.NDD.128.66.0F $73 / 2 \mathrm{ib}$ | VPSRLQ xmm1, xmm2, imm8 |
| VEX.NDD.128.66.0F $71 / 4 \mathrm{ib}$ | VPSRAW xmm1, xmm2, imm8 |
| VEX.NDD.128.66.0F $72 / 4 \mathrm{ib}$ | VPSRAD xmm1, xmm2, imm8 |
| VEX.NDD.128.66.0F $71 / 6 \mathrm{ib}$ | VPSLLW xmm1, xmm2, imm8 |
| VEX.NDD.128.66.0F $72 / 6 \mathrm{ib}$ | VPSLLD xmm1, xmm2, imm8 |
| VEX.NDD.128.66.0F $73 / 6 \mathrm{ib}$ | VPSLLQ xmm1, xmm2, imm8 |

The role of ModR/M.r/m field can be summarized to two situations:

- ModR/M.r/m encodes the instruction operand that references a memory address.
- For some instructions that do not support memory addressing semantics, ModR/M.r/m encodes either the destination register operand or a source register operand.
The role of ModR/M.reg field can be summarized to two situations:
- ModR/M.reg encodes either the destination register operand or a source register operand.
- For some instructions, ModR/M.reg is treated as an opcode extension and not used to encode any instruction operand.
For instruction syntax that support four operands, VEX.vvvv, ModR/M.r/m, ModR/M.reg encodes three of the four operands. The role of bits 7:4 of the immediate byte serves the following situation:
- Imm8[7:4] encodes the third source register operand.


### 2.3.6.1 3-byte VEX byte 1, bits[4:0] - "m-mmmm"

Bits[4:0] of the 3-byte VEX byte 1 encode an implied leading opcode byte (0F, OF 38, or $0 F 3 A$ ). Several bits are reserved for future use and will \#UD unless 0.

Table 2-10. VEX.m-mmmm interpretation

| VEX.m-mmmm | Implied Leading <br> Opcode Bytes |
| :---: | :---: |
| 00000B | Reserved |
| 00001 B | OF |
| 00010 B | OF 38 |
| 00011 B | OF 3A |
| $00100-11111 \mathrm{~B}$ | Reserved |
| (2-byte VEX) | OF |

VEX.m-mmmm is only available on the 3-byte VEX. The 2-byte VEX implies a leading OFh opcode byte.

### 2.3.6.2 2-byte VEX byte 1, bit[2], and 3-byte VEX byte 2, bit [2]- "L"

The vector length field, VEX.L, is encoded in bit[2] of either the second byte of 2-byte VEX, or the third byte of 3-byte VEX. If "VEX.L = 1 ", it indicates 256 -bit vector operation. "VEX.L = 0" indicates scalar and 128-bit vector operations.

The instruction VZEROUPPER is a special case that is encoded with VEX.L $=0$, although its operation zero's bits 255:128 of all YMM registers accessible in the current operating mode.
See the following table.
Table 2-11. VEX.L interpretation

| VEX.L | Vector Length |
| :---: | :---: |
| 0 | 128-bit (or 32/64-bit scalar) |
| 1 | 256 -bit |

### 2.3.6.3 2-byte VEX byte 1, bits[1:0], and 3-byte VEX byte 2, bits [1:0]"pp"

Up to one implied prefix is encoded by bits[1:0] of either the 2-byte VEX byte 1 or the 3-byte VEX byte 2 . The prefix behaves as if it was encoded prior to VEX, but after all other encoded prefixes.
See the following table.

Table 2-12. VEX.pp interpretation

| pp | Implies this prefix after other <br> prefixes but before VEX |
| :---: | :---: |
| O0B | None |
| 01B | 66 |
| 10B | F3 |
| 11B | F2 |

### 2.3.7 The Opcode Byte

One (and only one) opcode byte follows the 2 or 3 byte VEX. Legal opcodes are specified in Appendix B, in color. Any instruction that uses illegal opcode will \#UD.

### 2.3.8 The MODRM, SIB, and Displacement Bytes

The encodings are unchanged but the interpretation of reg_field or rm_field differs (see above).

### 2.3.9 The Third Source Operand (Immediate Byte)

VEX-encoded instructions can support instruction with a four operand syntax. VBLENDVPD, VBLENDVPS, and PBLENDVB use imm8[7:4] to encode one of the source registers.

### 2.3.10 AVX Instructions and the Upper 128-bits of YMM registers

If an instruction with a destination XMM register is encoded with a VEX prefix, the processor zeroes the upper bits (above bit 128) of the equivalent YMM register . Legacy SSE instructions without VEX preserve the upper bits.

### 2.3.10.1 Vector Length Transition and Programming Considerations

An instruction encoded with a VEX. 128 prefix that loads a YMM register operand operates as follows:

- Data is loaded into bits 127:0 of the register
- Bits above bit 127 in the register are cleared.

Thus, such an instruction clears bits 255:128 of a destination YMM register on processors with a maximum vector-register width of 256 bits. In the event that future processors extend the vector registers to greater widths, an instruction encoded with a VEX. 128 or VEX. 256 prefix will also clear any bits beyond bit 255.
(This is in contrast with legacy SSE instructions, which have no VEX prefix; these modify only bits 127:0 of any destination register operand.)
Programmers should bear in mind that instructions encoded with VEX. 128 and VEX. 256 prefixes will clear any future extensions to the vector registers. A calling function that uses such extensions should save their state before calling legacy functions. This is not possible for involuntary calls (e.g., into an interrupt-service routine). It is recommended that software handling involuntary calls accommodate this by not executing instructions encoded with VEX. 128 and VEX. 256 prefixes. In the event that it is not possible or desirable to restrict these instructions, then software must take special care to avoid actions that would, on future processors, zero the upper bits of vector registers.

Processors that support further vector-register extensions (defining bits beyond bit 255) will also extend the XSAVE and XRSTOR instructions to save and restore these extensions. To ensure forward compatibility, software that handles involuntary calls and that uses instructions encoded with VEX. 128 and VEX. 256 prefixes should first save and then restore the vector registers (with any extensions) using the XSAVE and XRSTOR instructions with save/restore masks that set bits that correspond to all vector-register extensions. Ideally, software should rely on a mechanism that is cognizant of which bits to set. (E.g., an OS mechanism that sets the save/restore mask bits for all vector-register extensions that are enabled in XCRO.) Saving and restoring state with instructions other than XSAVE and XRSTOR will, on future processors with wider vector registers, corrupt the extended state of the vector registers - even if doing so functions correctly on processors supporting 256-bit vector registers. (The same is true if XSAVE and XRSTOR are used with a save/restore mask that does not set bits corresponding to all supported extensions to the vector registers.)

### 2.3.11 AVX Instruction Length

The AVX instructions described in this document (including VEX and ignoring other prefixes) do not exceed 11 bytes in length, but may increase in the future. The maximum length of an Intel 64 and IA- 32 instruction remains 15 bytes.

### 2.4 INSTRUCTION EXCEPTION SPECIFICATION

To look up the exceptions of legacy 128-bit SIMD instruction, 128-bit VEX-encoded instructions, and 256-bit VEX-encoded instruction, Table 2-13 summarizes the exception behavior into separate classes, with detailed exception conditions defined in sub-sections 2.4.1 through 2.4.8. For example, ADDPS contains the entry:
"See Exceptions Type 2"
In this entry, "Type2" can be looked up in Table 2-13.
The instruction's corresponding CPUID feature flag can be identified in the fourth column of the Instruction summary table.

Note: \#UD on CPUID feature flags=0 is not guaranteed in a virtualized environment if the hardware supports the feature flag.

## NOTE

Instructions that operate only with MMX, X87, or general-purpose registers are not covered by the exception classes defined in this section. For instructions that operate on MMX registers, see Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Table 2-13. Exception class description

| Exception Class | Instruction set | Mem arg | Floating-Point <br> Exceptions <br> (\#XM) |
| :---: | :---: | :---: | :---: |
| Type 1 | AVX, <br> Legacy SSE | $16 / 32$ byte <br> explicitly aligned | none |
| Type 2 | AVX, <br> Legacy SSE | $16 / 32$ byte not <br> explicitly aligned | yes |
| Type 3 | AVX, <br> Legacy SSE | < 16 byte | yes |
| Type 4 | AVX, <br> Legacy SSE | $16 / 32$ byte not <br> explicitly aligned | no |
| Type 5 | AVX, <br> Legacy SSE | < 16 byte | no |
| Type 6 | AVX (no Legacy <br> SSE) | Varies | (At present, <br> none do) |
| Type 7 | AVX, <br> Legacy SSE | none | none |
| Type 8 | AVX | none | none |

See Table 2-14 for lists of instructions in each exception class.

Table 2-14. Instructions in each Exception Class

| Exception Class | Instruction |
| :---: | :---: |
| Type 1 | (V)MOVAPD, (V)MOVAPS, (V)MOVDQA, (V)MOVNTDQ, (V)MOVNTDQA, (V)MOVNTPD, (V)MOVNTPS |
| Type 2 | (V)ADDPD, (V)ADDPS, (V)ADDSUBPD, (V)ADDSUBPS, (V)CMPPD, (V)CMPPS, (V)CVTDQ2PS, (V)CVTPD2DQ, (V)CVTPD2PS, (V)CVTPS2DQ, (V)CVTTPD2DQ, (V)CVTTPS2DQ, (V)DIVPD, (V)DIVPS, (V)DPPD*, (V)DPPS*, (V)HADDPD, (V)HADDPS, (V)HSUBPD, (V)HSUBPS, (V)MAXPD, (V)MAXPS, (V)MINPD, (V)MINPS, (V)MULPD, (V)MULPS, (V)ROUNDPD, (V)ROUNDPS, (V)SQRTPD, (V)SQRTPS, (V)SUBPD, (V)SUBPS |
| Type 3 | (V)ADDSD, (V)ADDSS, (V)CMPSD, (V)CMPSS, (V)COMISD, (V)COMISS, (V)CVTPS2PD, (V)CVTSD2SI, (V)CVTSD2SS, (V)CVTSI2SD, (V)CVTSI2SS, (V)CVTSS2SD, (V)CVTSS2SI, (V)CVTTSD2SI, (V)CVTTSS2SI, (V)DIVSD, (V)DIVSS, (V)MAXSD, (V)MAXSS, (V)MINSD, (V)MINSS, (V)MULSD, (V)MULSS, (V)ROUNDSD, (V)ROUNDSS, (V)SQRTSD, (V)SQRTSS, (V)SUBSD, (V)SUBSS, (V)UCOMISD, (V)UCOMISS |
| Type 4 | (V)AESDEC, (V)AESDECLAST, (V)AESENC, (V)AESENCLAST, (V)AESIMC, (V)AESKEYGENASSIST, (V)ANDPD, (V)ANDPS, (V)ANDNPD, (V)ANDNPS, (V)BLENDPD, (V)BLENDPS, VBLENDVPD, VBLENDVPS, (V)LDDQU, (V)MASKMOVDQU, (V)PTEST, VTESTPS, VTESTPD, (V)MOVDQU*, (V)MOVSHDUP, (V)MOVSLDUP, (V)MOVUPD*, (V)MOVUPS*, (V)MPSADBW, (V)ORPD, (V)ORPS, (V)PABSB, (V)PABSW, (V)PABSD, (V)PACKSSWB, (V)PACKSSDW, (V)PACKUSWB, (V)PACKUSDW, (V)PADDB, (V)PADDW, (V)PADDD, (V)PADDQ, (V)PADDSB, (V)PADDSW, (V)PADDUSB, (V)PADDUSW, (V)PALIGNR, (V)PAND, (V)PANDN, (V)PAVGB, (V)PAVGW, (V)PBLENDVB, (V)PBLENDW, (V)PCMP(E/I)STRI/M, (V)PCMPEQB, (V)PCMPEQW, (V)PCMPEQD, (V)PCMPEQQ, (V)PCMPGTB, (V)PCMPGTW, (V)PCMPGTD, (V)PCMPGTQ, (V)PCLMULQDQ, (V)PHADDW, (V)PHADDD, (V)PHADDSW, (V)PHMINPOSUW, (V)PHSUBD, (V)PHSUBW, (V)PHSUBSW, |
|  | (V)PMADDWD, (V)PMADDUBSW, (V)PMAXSB, (V)PMAXSW, (V)PMAXSD, (V)PMAXUB, (V)PMAXUW, (V)PMAXUD, (V)PMINSB, (V)PMINSW, (V)PMINSD, (V)PMINUB, (V)PMINUW, (V)PMINUD, (V)PMULHUW, (V)PMULHRSW, (V)PMULHW, (V)PMULLW, (V)PMULLD, (V)PMULUDQ, (V)PMULDQ, (V)POR, (V)PSADBW, (V)PSHUFB, (V)PSHUFD, (V)PSHUFHW, (V)PSHUFLW, (V)PSIGNB, (V)PSIGNW, (V)PSIGND, (V)PSLLW, (V)PSLLD, (V)PSLLQ, (V)PSRAW, (V)PSRAD, (V)PSRLW, (V)PSRLD, (V)PSRLQ, (V)PSUBB, (V)PSUBW, (V)PSUBD, (V)PSUBQ, (V)PSUBSB, (V)PSUBSW, (V)PUNPCKHBW, (V)PUNPCKHWD, (V)PUNPCKHDQ, (V)PUNPCKHQDQ, (V)PUNPCKLBW, (V)PUNPCKLWD, (V)PUNPCKLDQ, (V)PUNPCKLQDQ, (V)PXOR, (V)RCPPS, (V)RSQRTPS, (V)SHUFPD, (V)SHUFPS, (V)UNPCKHPD, (V)UNPCKHPS, (V)UNPCKLPD, (V)UNPCKLPS, (V)XORPD, (V)XORPS |


| Exception Class | Instruction |
| :---: | :---: |
| Type 5 | (V)CVTDQ2PD, (V)EXTRACTPS, (V)INSERTPS, (V)MOVD, (V)MOVQ, (V)MOVDDUP, (V)MOVLPD, (V)MOVLPS, (V)MOVHPD, (V)MOVHPS, (V)MOVSD, (V)MOVSS, (V)PEXTRB, (V)PEXTRD, (V)PEXTRW, (V)PEXTRQ, (V)PINSRB, (V)PINSRD, (V)PINSRW, (V)PINSRQ, (V)RCPSS, (V)RSQRTSS, (V)PMOVSX/ZX, VLDMXCSR*, VSTMXCSR |
| Type 6 | VEXTRACTF128, VPERMILPD, VPERMILPS, VPERM2F128, VBROADCASTSS, VBROADCASTSD, VBROADCASTF128, VINSERTF128, VMASKMOVPS**, VMASKMOVPD** |
| Type 7 | (V)MOVLHPS, (V)MOVHLPS, (V)MOVMSKPD, (V)MOVMSKPS, (V)PMOVMSKB, (V)PSLLDQ, (V)PSRLDQ, (V)PSLLW, (V)PSLLD, (V)PSLLQ, (V)PSRAW, (V)PSRAD, (V)PSRLW, (V)PSRLD, (V)PSRLQ |
| Type 8 | VZEROALL, VZEROUPPER |

(*) - Additional exception restrictions are present - see the Instruction description for details
(**) - Instruction behavior on alignment check reporting with mask bits of less than all 1 s are the same as with mask bits of all 1s, i.e. no alignment checks are performed.

Table 2-14 classifies exception behaviors for AVX instructions. Within each class of exception conditions that are listed in Table 2-17 through Table 2-24, certain subsets of AVX instructions may be subject to \#UD exception depending on the encoded value of the VEX.L field. Table 2-16 provides supplemental information of AVX instructions that may be subject to \#UD exception if encoded with incorrect values in the VEX.W or VEX.L field.

Table 2-15. \#UD Exception and VEX.W=1 Encoding

| Exception Class | \#UD If VEX.W = $\mathbf{1}$ in all modes | \#UD If VEX.W = $\mathbf{1}$ in <br> non-64-bit modes |
| :---: | :--- | :--- |
| Type 1 |  |  |
| Type 2 |  |  |
| Type 3 |  |  |
| Type 4 | VBLENDVPD, VBLENDVPS, VPBLENDVB, <br> VTESTPD, VTESTPS |  |
| Type 5 | VEXTRACTF128, VPERMILPD, VPERMILPS, <br> VPERM2F128, VBROADCASTSS, VBROADCASTSD, <br> VBROADCASTF128, VINSERTF128, <br> VMASKMOVPS, VMASKMOVPD | VPEXTRQ, VPINSRQ, |
| Type 6 |  |  |
| Type 7 | Type 8 |  |

Table 2-16. \#UD Exception and VEX.L Field Encoding

| Exception Class | \#UD If VEX.L = 0 | \#UD If VEX.L = 1 |
| :---: | :---: | :---: |
| Type 1 |  | VMOVNTDQA |
| Type 2 |  | VDPPD |
| Type 3 |  |  |
| Type 4 |  | VMASKMOVDQU, VMPSADBW, VPABSB/W/D, VPACKSSWB/DW, VPACKUSWB/DW, VPADDB/W/D, VPADDQ, VPADDSB/W, VPADDUSB/W, VPALIGNR, VPAND, VPANDN, VPAVGB/W, VPBLENDVB, VPBLENDW, VPCMP(E/I)STRI/M, VPCMPEQB/W/D/Q, VPCMPGTB/W/D/Q, VPHADDW/D, VPHADDSW, VPHMINPOSUW, VPHSUBD/W, VPHSUBSW, VPMADDWD, VPMADDUBSW, VPMAXSB/W/D, VPMAXUB/W/D, VPMINSB/W/D, VPMINUB/W/D, VPMULHUW, VPMULHRSW, VPMULHW/LW, VPMULLD, VPMULUDQ, VPMULDQ, VPOR, VPSADBW, VPSHUFB/D, VPSHUFHW/LW, VPSIGNB/W/D, VPSLLW/D/Q, VPSRAW/D, VPSRLW/D/Q, VPSUBB/W/D/Q, VPSUBSB/W, VPUNPCKHBW/WD/DQ, VPUNPCKHQDQ, VPUNPCKLBW/WD/DQ, VPUNPCKLQDQ, VPXOR |
| Type 5 |  | VEXTRACTPS, VINSERTPS, VMOVD, VMOVQ, VMOVLPD, VMOVLPS, VMOVHPD, VMOVHPS, VPEXTRB, VPEXTRD, VPEXTRW, VPEXTRQ, VPINSRB, VPINSRD, VPINSRW, VPINSRQ, VPMOVSXIZX, VLDMXCSR, VSTMXCSR |
| Type 6 | VEXTRACTF128, VPERM2F128, VBROADCASTSD, VBROADCASTF128, VINSERTF128, |  |
| Type 7 |  | VMOVLHPS, VMOVHLPS, VPMOVMSKB, VPSLLDQ, VPSRLDQ, VPSLLW, VPSLLD, VPSLLQ, VPSRAW, VPSRAD, VPSRLW, VPSRLD, VPSRLQ |
| Type 8 |  |  |

### 2.4.1 Exceptions Type 1 (Aligned memory reference)

Table 2-17. Type 1 Class Exception Conditions

| Exception | $\begin{aligned} & \text { ত্শ } \\ & \underset{\sim}{0} \end{aligned}$ |  |  | 人 | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Invalid Opcode, \#UD | X | X |  |  | VEX prefix. |
|  |  |  | X | X | VEX prefix: <br> If XCRO[2:1] ! = ' 11 b '. <br> If CR4.OSXSAVE[bit 18]=0. |
|  | X | X | X | X | Legacy SSE instruction: If CRO.EM[bit 2] = 1 . <br> If CR4.OSFXSR[bit 9] $=0$. |
|  | X | X | X | X | If preceded by a LOCK prefix (FOH). |
|  |  |  | X | X | If any REX, F2, F3, or 66 prefixes precede a VEX prefix. |
|  | X | X | X | X | If any corresponding CPUID feature flag is ' 0 '. |
| Device Not Available, \#NM | X | X | X | X | If CRO.TS[bit 3]=1. |
| Stack, SS(0) |  |  | X |  | For an illegal address in the SS segment. |
|  |  |  |  | X | If a memory address referencing the SS segment is in a non-canonical form. |
| General Protection, \#GP(0) |  |  | X | X | VEX.256: Memory operand is not 32-byte aligned. <br> VEX.128: Memory operand is not 16-byte aligned. |
|  | X | X | X | X | Legacy SSE: Memory operand is not 16-byte aligned. |
|  |  |  | X |  | For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments. |
|  |  |  |  | X | If the memory address is in a non-canonical form. |
|  | X | X |  |  | If any part of the operand lies outside the effective address space from 0 to FFFFH. |
| $\begin{aligned} & \text { Page Fault } \\ & \text { \#PF(fault-code) } \end{aligned}$ |  | X | X | X | For a page fault. |

### 2.4.2 Exceptions Type 2 (>=16 Byte Memory Reference, Unaligned)

Table 2-18. Type 2 Class Exception Conditions

| Exception | $\begin{aligned} & \overline{\widetilde{0}} \\ & \underset{\sim}{0} \end{aligned}$ |  |  | \# | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Invalid Opcode, \#UD | X | X |  |  | VEX prefix. |
|  | X | X | X | X | If an unmasked SIMD floating-point exception and CR4.OSXMMEXCPT[bit 10] = 0 . |
|  |  |  | X | X | VEX prefix: <br> If XCRO[2:1] != '11b'. <br> If CR4.OSXSAVE[bit 18]=0. |
|  | X | X | X | X | $\begin{aligned} & \text { Legacy SSE instruction: } \\ & \text { If CRO.EM[bit 2] }=1 . \\ & \text { If CR4.OSFXSR[bit 9] }=0 . \end{aligned}$ |
|  | X | X | X | X | If preceded by a LOCK prefix (FOH). |
|  |  |  | X | X | If any REX, F2, F3, or 66 prefixes precede a VEX prefix. |
|  | X | X | X | X | If any corresponding CPUID feature flag is ' 0 '. |
| Device Not Available, \#NM | X | X | X | X | If CRO.TS[bit 3]=1. |
| Stack, SS(0) |  |  | X |  | For an illegal address in the SS segment. |
|  |  |  |  | X | If a memory address referencing the SS segment is in a non-canonical form. |
| General Protection, \#GP(0) | X | X | X | X | Legacy SSE: Memory operand is not 16-byte aligned. |
|  |  |  | X |  | For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments. |
|  |  |  |  | X | If the memory address is in a non-canonical form. |
|  | X | X |  |  | If any part of the operand lies outside the effective address space from 0 to FFFFH . |
| $\begin{aligned} & \text { Page Fault } \\ & \text { \#PF(fault-code) } \end{aligned}$ |  | X | X | X | For a page fault. |
| SIMD Floatingpoint Exception, \#XM | X | X | X | X | If an unmasked SIMD floating-point exception and CR4.0SXMMEXCPT[bit 10] = 1 . |

### 2.4.3 Exceptions Type 3 (<16 Byte memory argument)

Table 2-19. Type 3 Class Exception Conditions

| Exception |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |

### 2.4.4 Exceptions Type 4 (>=16 Byte mem arg no alignment, no floating-point exceptions)

Table 2-20. Type 4 Class Exception Conditions

| Exception | $\begin{aligned} & \overline{\widetilde{0}} \\ & \underset{\sim}{0} \end{aligned}$ |  |  | \# | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Invalid Opcode, \#UD | X | X |  |  | VEX prefix. |
|  |  |  | X | X | VEX prefix: <br> If XCRO[2:1] ! = '11b'. <br> If CR4.OSXSAVE[bit 18]=0. |
|  | X | X | X | X | Legacy SSE instruction: If CRO.EM[bit 2] = 1 . <br> If CR4.OSFXSR[bit 9] $=0$. |
|  | X | X | X | X | If preceded by a LOCK prefix (FOH). |
|  |  |  | X | X | If any REX, F2, F3, or 66 prefixes precede a VEX prefix. |
|  | X | X | X | X | If any corresponding CPUID feature flag is ' 0 '. |
| Device Not Available, \#NM | X | X | X | X | If CRO.TS[bit 3]=1. |
| Stack, SS(0) |  |  | X |  | For an illegal address in the SS segment. |
|  |  |  |  | X | If a memory address referencing the SS segment is in a non-canonical form. |
| General Protection, \#GP(0) | X | X | X | X | Legacy SSE: Memory operand is not 16-byte aligned. |
|  |  |  | X |  | For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments. |
|  |  |  |  | X | If the memory address is in a non-canonical form. |
|  | X | X |  |  | If any part of the operand lies outside the effective address space from 0 to FFFFH. |
| $\begin{aligned} & \text { Page Fault } \\ & \text { \#PF(fault-code) } \end{aligned}$ |  | X | X | X | For a page fault. |

### 2.4.5 Exceptions Type 5 (<16 Byte mem arg and no FP exceptions)

Table 2-21. Type 5 Class Exception Conditions

| Exception | $\begin{aligned} & \overline{0} \\ & \underset{\sim}{\otimes} \end{aligned}$ |  |  | $\begin{aligned} & \stackrel{+}{+} \\ & \dot{+} \end{aligned}$ | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Invalid Opcode, \#UD | X | X |  |  | VEX prefix. |
|  |  |  | X | X | $\begin{aligned} & \text { VEX prefix: } \\ & \text { If XCRO[2:1] ! ' } 11 \mathrm{~b} \text { '. } \\ & \text { If CR4.OSXSAVE[bit 18]=0. } \end{aligned}$ |
|  | X | X | X | X | Legacy SSE instruction: If CRO.EM[bit 2] = 1. <br> If CR4.OSFXSR[bit 9] $=0$. |
|  | X | X | X | X | If preceded by a LOCK prefix (FOH). |
|  |  |  | X | X | If any REX, F2, F3, or 66 prefixes precede a VEX prefix. |
|  | X | X | X | X | If any corresponding CPUID feature flag is ' 0 '. |
| Device Not Available, \#NM | X | X | X | X | If CRO.TS[bit 3]=1. |
| Stack, SS(0) |  |  | X |  | For an illegal address in the SS segment. |
|  |  |  |  | X | If a memory address referencing the SS segment is in a non-canonical form. |
| General Protection, \#GP(0) |  |  | X |  | For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments. |
|  |  |  |  | X | If the memory address is in a non-canonical form. |
|  | X | X |  |  | If any part of the operand lies outside the effective address space from 0 to FFFFH. |
| $\begin{aligned} & \text { Page Fault } \\ & \text { \#PF(fault-code) } \end{aligned}$ |  | X | X | X | For a page fault. |
| Alignment Check \#AC(0) |  | X | X | X | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |

### 2.4.6 Exceptions Type 6 (VEX-Encoded Instructions Without Legacy SSE Analogues)

Note: At present, the AVX instructions in this category do not generate floating-point exceptions.

Table 2-22. Type 6 Class Exception Conditions

| Exception |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :--- |
|  |  |  |  |  |  |

### 2.4.7 Exceptions Type 7 (No FP exceptions, no memory arg)

Table 2-23. Type 7 Class Exception Conditions

| Exception | $\begin{aligned} & \overline{\widetilde{0}} \\ & \underset{\sim}{0} \end{aligned}$ |  |  |  | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Invalid Opcode, \#UD | X | X |  |  | VEX prefix. |
|  |  |  | X | X | VEX prefix: <br> If XCRO[2:1] ! = '11b'. <br> If CR4.0SXSAVE[bit 18]=0. |
|  | X | X | X | X | Legacy SSE instruction: If CRO.EM[bit 2] = 1 . <br> If CR4.OSFXSR[bit 9] = 0 . |
|  | X | X | X | X | If preceded by a LOCK prefix (FOH). |
|  |  |  | X | X | If any REX, F2, F3, or 66 prefixes precede a VEX prefix. |
|  | X | X | X | X | If any corresponding CPUID feature flag is ' 0 '. |
| Device Not Available, \#NM |  |  | X | X | If CRO.TS[bit 3]=1. |

### 2.4.8 Exceptions Type 8 (AVX and no memory argument)

Table 2-24. Type 8 Class Exception Conditions

| Exception | $\begin{aligned} & \overline{\widetilde{0}} \\ & \underset{\sim 2}{ } \end{aligned}$ |  |  | $\begin{aligned} & \stackrel{+}{+} \\ & \dot{+} \end{aligned}$ | Cause of Exception |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Invalid Opcode, \#UD | X | X |  |  | Always in Real or Virtual 80x86 mode. |
|  |  |  | X | X | If XCRO[2:1] ! = '11b'. <br> If CR4.OSXSAVE[bit 18]=0. <br> If CPUID.01H.ECX.AVX[bit 28]=0. <br> If VEX.vvvv != 1111B. |
|  | X | X | X | X | If proceeded by a LOCK prefix (FOH). |
| Device Not Available, \#NM |  |  | X | X | If CRO.TS[bit 3]=1. |

This chapter describes the instruction set for the Intel 64 and IA- 32 architectures (A-M) in IA-32e, protected, Virtual-8086, and real modes of operation. The set includes general-purpose, x87 FPU, MMX, SSE/SSE2/SSE3/SSSE3/SSE4, AESNI/PCLMULQDQ, AVX, and system instructions. See also Chapter 4, "Instruction Set Reference, N-Z," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B.

For each instruction, each operand combination is described. A description of the instruction and its operand, an operational description, a description of the effect of the instructions on flags in the EFLAGS register, and a summary of exceptions that can be generated are also provided.

### 3.1 INTERPRETING THE INSTRUCTION REFERENCE PAGES

This section describes the format of information contained in the instruction reference pages in this chapter. It explains notational conventions and abbreviations used in these sections.

### 3.1.1 Instruction Format

The following is an example of the format used for each instruction description in this chapter. The heading below introduces the example. The table below provides an example summary table.

## CMC-Complement Carry Flag [this is an example]

| Opcode | Instruction | Op/En | 64/32-bit <br> Mode | CPUID <br> Feature Flag | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F5 | CMC | A | V/V | NA | Complement carry flag. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

### 3.1.1.1 Opcode Column in the Instruction Summary Table (Instructions without VEX prefix)

The "Opcode" column in the table above shows the object code produced for each form of the instruction. When possible, codes are given as hexadecimal bytes in the same order in which they appear in memory. Definitions of entries other than hexadecimal bytes are as follows:

- REX.W - Indicates the use of a REX prefix that affects operand size or instruction semantics. The ordering of the REX prefix and other optional/mandatory instruction prefixes are discussed Chapter 2. Note that REX prefixes that promote legacy instructions to 64-bit behavior are not listed explicitly in the opcode column.
- /digit - A digit between 0 and 7 indicates that the ModR/M byte of the instruction uses only the r/m (register or memory) operand. The reg field contains the digit that provides an extension to the instruction's opcode.
- /r - Indicates that the ModR/M byte of the instruction contains a register operand and an $\mathrm{r} / \mathrm{m}$ operand.
- cb, cw, cd, cp, co, ct - A 1-byte (cb), 2-byte (cw), 4-byte (cd), 6-byte (cp), 8 -byte (co) or 10-byte (ct) value following the opcode. This value is used to specify a code offset and possibly a new value for the code segment register.
- ib, iw, id, io - A 1-byte (ib), 2-byte (iw), 4-byte (id) or 8-byte (io) immediate operand to the instruction that follows the opcode, ModR/M bytes or scaleindexing bytes. The opcode determines if the operand is a signed value. All words, doublewords and quadwords are given with the low-order byte first.
- $\mathbf{+ r b} \boldsymbol{r} \mathbf{+ r w} \boldsymbol{r}$ +rd, +ro - A register code, from 0 through 7, added to the hexadecimal byte given at the left of the plus sign to form a single opcode byte. See Table 3-1 for the codes. The +ro columns in the table are applicable only in 64-bit mode.
- $\quad+\mathbf{i}-A$ number used in floating-point instructions when one of the operands is $\mathrm{ST}(\mathrm{i})$ from the FPU register stack. The number i (which can range from 0 to 7 ) is added to the hexadecimal byte given at the left of the plus sign to form a single opcode byte.

Table 3-1. Register Codes Associated With +rb, +rw, +rd, +ro

| byte register |  |  | word register |  |  | dword register |  |  | quadword register (64-Bit Mode only) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mid \underset{\underset{\sim}{\underset{\sim}{x}}}{\underset{\sim}{\underset{\sim}{2}}}$ |  |  | $\underset{\sim}{\underset{\sim}{\underset{\sim}{x}}}$ |  |  | $\underset{\sim}{\underset{\sim}{\underset{\sim}{x}}}$ |  |  | $\underset{\sim}{\underset{\sim}{\underset{\sim}{x}}}$ |  |
| AL | None | 0 | AX | None | 0 | EAX | None | 0 | RAX | None | 0 |
| CL | None | 1 | CX | None | 1 | ECX | None | 1 | RCX | None | 1 |
| DL | None | 2 | DX | None | 2 | EDX | None | 2 | RDX | None | 2 |
| BL | None | 3 | BX | None | 3 | EBX | None | 3 | RBX | None | 3 |
| AH | Not encod able (N.E.) | 4 | SP | None | 4 | ESP | None | 4 | N/A | N/A | N/A |
| CH | N.E. | 5 | BP | None | 5 | EBP | None | 5 | N/A | N/A | N/A |
| DH | N.E. | 6 | SI | None | 6 | ESI | None | 6 | N/A | N/A | N/A |
| BH | N.E. | 7 | DI | None | 7 | EDI | None | 7 | N/A | N/A | N/A |
| SPL | Yes | 4 | SP | None | 4 | ESP | None | 4 | RSP | None | 4 |
| BPL | Yes | 5 | BP | None | 5 | EBP | None | 5 | RBP | None | 5 |
| SIL | Yes | 6 | SI | None | 6 | ESI | None | 6 | RSI | None | 6 |
| DIL | Yes | 7 | DI | None | 7 | EDI | None | 7 | RDI | None | 7 |
| Registers R8-R15 (see below): Available in 64-Bit Mode Only |  |  |  |  |  |  |  |  |  |  |  |
| R8L | Yes | 0 | R8W | Yes | 0 | R8D | Yes | 0 | R8 | Yes | 0 |
| R9L | Yes | 1 | R9W | Yes | 1 | R9D | Yes | 1 | R9 | Yes | 1 |
| R10L | Yes | 2 | R10W | Yes | 2 | R10D | Yes | 2 | R10 | Yes | 2 |
| R11L | Yes | 3 | R11W | Yes | 3 | R11D | Yes | 3 | R11 | Yes | 3 |
| R12L | Yes | 4 | R12W | Yes | 4 | R12D | Yes | 4 | R12 | Yes | 4 |
| R13L | Yes | 5 | R13W | Yes | 5 | R13D | Yes | 5 | R13 | Yes | 5 |
| R14L | Yes | 6 | R14W | Yes | 6 | R14D | Yes | 6 | R14 | Yes | 6 |
| R15L | Yes | 7 | R15W | Yes | 7 | R15D | Yes | 7 | R15 | Yes | 7 |

### 3.1.1.2 Opcode Column in the Instruction Summary Table (Instructions with VEX prefix)

In the Instruction Summary Table, the Opcode column presents each instruction encoded using the VEX prefix in following form (including the modR/M byte if applicable, the immediate byte if applicable):

```
VEX.[NDS].[128,256].[66,F2,F3].0F/0F3A/OF38.[W0,W1] opcode [/r]
[/ib,/is4]
```

- VEX: indicates the presence of the VEX prefix is required. The VEX prefix can be encoded using the three-byte form (the first byte is C 4 H ), or using the two-byte form (the first byte is C 5 H ). The two-byte form of VEX only applies to those instructions that do not require the following fields to be encoded:
VEX.mmmmm, VEX.W, VEX.X, VEX.B. Refer to Section 2.3 for more detail on the VEX prefix.
The encoding of various sub-fields of the VEX prefix is described using the following notations:
- NDS, NDD, DDS: specifies that VEX.vvvv field is valid for the encoding of a register operand:
- VEX.NDS: VEX.vvvv encodes the first source register in an instruction syntax where the content of source registers will be preserved.
- VEX.NDD: VEX.vvvv encodes the destination register that cannot be encoded by ModR/M:reg field.
- VEX.DDS: VEX.vvvv encodes the second source register in a threeoperand instruction syntax where the content of first source register will be overwritten by the result.
- If none of NDS, NDD, and DDS is present, VEX.vvvv must be 1111 b (i.e. VEX.vvvv does not encode an operand). The VEX.vvvv field can be encoded using either the 2-byte or 3-byte form of the VEX prefix.
- 128,256: VEX.L field can be 0 (denoted by VEX. 128 or VEX.LZ) or 1 (denoted by VEX.256). The VEX.L field can be encoded using either the 2byte or 3-byte form of the VEX prefix. The presence of the notation VEX. 256 or VEX. 128 in the opcode column should be interpreted as follows:
- If VEX. 256 is present in the opcode column: The semantics of the instruction must be encoded with VEX.L = 1. An attempt to encode this instruction with VEX.L $=0$ can result in one of two situations: (a) if VEX. 128 version is defined, the processor will behave according to the defined VEX. 128 behavior; (b) an \#UD occurs if there is no VEX. 128 version defined.
- If VEX. 128 is present in the opcode column but there is no VEX. 256 version defined for the same opcode byte: Two situations apply: (a) For VEX-encoded, 128-bit SIMD integer instructions, software must encode the instruction with VEX.L $=0$. The processor will treat the opcode byte encoded with VEX.L= 1 by causing an \#UD exception; (b) For VEX-
encoded, 128-bit packed floating-point instructions, software must encode the instruction with VEX.L $=0$. The processor will treat the opcode byte encoded with VEX.L= 1 by causing an \#UD exception (e.g. VMOVLPS).
- If VEX.LIG is present in the opcode column: The VEX.L value is ignored. This generally applies to VEX-encoded scalar SIMD floating-point instructions. Scalar SIMD floating-point instruction can be distinguished from the mnemonic of the instruction. Generally, the last two letters of the instruction mnemonic would be either "SS", "SD", or "SI" for SIMD floating-point conversion instructions.
- If VEX.LZ is present in the opcode column: The VEX.L must be encoded to be OB, an \#UD occurs if VEX.L is not zero.
- 66,F2,F3: The presence or absence of these values map to the VEX.pp field encodings. If absent, this corresponds to VEX.pp=00B. If present, the corresponding VEX.pp value affects the "opcode" byte in the same way as if a SIMD prefix ( $66 \mathrm{H}, \mathrm{F} 2 \mathrm{H}$ or F 3 H ) does to the ensuing opcode byte. Thus a nonzero encoding of VEX.pp may be considered as an implied 66H/F2H/F3H prefix. The VEX.pp field may be encoded using either the 2-byte or 3-byte form of the VEX prefix.
- 0F,0F3A,0F38: The presence maps to a valid encoding of the VEX.mmmmm field. Only three encoded values of VEX.mmmmm are defined as valid, corresponding to the escape byte sequence of 0FH, OF3AH and 0F38H. The effect of a valid VEX.mmmmm encoding on the ensuing opcode byte is same as if the corresponding escape byte sequence on the ensuing opcode byte for nonVEX encoded instructions. Thus a valid encoding of VEX.mmmmm may be consider as an implies escape byte sequence of either 0FH, 0F3AH or 0F38H. The VEX.mmmmm field must be encoded using the 3-byte form of VEX prefix.
- 0F,0F3A,0F38 and 2-byte/3-byte VEX. The presence of 0F3A and 0F38 in the opcode column implies that opcode can only be encoded by the threebyte form of VEX. The presence of OF in the opcode column does not preclude the opcode to be encoded by the two-byte of VEX if the semantics of the opcode does not require any subfield of VEX not present in the two-byte form of the VEX prefix.
- WO: VEX.W=0.
- W1: VEX.W=1.
- The presence of W0/W1 in the opcode column applies to two situations: (a) it is treated as an extended opcode bit, (b) the instruction semantics support an operand size promotion to 64-bit of a general-purpose register operand or a 32 -bit memory operand. The presence of W1 in the opcode column implies the opcode must be encoded using the 3-byte form of the VEX prefix. The presence of WO in the opcode column does not preclude the opcode to be encoded using the C 5 H form of the VEX prefix, if the semantics of the opcode
does not require other VEX subfields not present in the two-byte form of the VEX prefix. Please see Section 2.3 on the subfield definitions within VEX.
- WIG: can use C5H form (if not requiring VEX.mmmmm) or VEX.W value is ignored in the C4H form of VEX prefix.
- If WIG is present, the instruction may be encoded using either the two-byte form or the three-byte form of VEX. When encoding the instruction using the three-byte form of VEX, the value of VEX.W is ignored.
- opcode: Instruction opcode.
- /is4: An 8-bit immediate byte is present containing a source register specifier in imm[7:4] and instruction-specific payload in imm[3:0].
- In general, the encoding of VEX.R, VEX.X, VEX.B field are not shown explicitly in the opcode column. The encoding scheme of VEX.R, VEX.X, VEX.B fields must follow the rules defined in Section 2.3.


### 3.1.1.3 Instruction Column in the Opcode Summary Table

The "Instruction" column gives the syntax of the instruction statement as it would appear in an ASM386 program. The following is a list of the symbols used to represent operands in the instruction statements:

- rel8 - A relative address in the range from 128 bytes before the end of the instruction to 127 bytes after the end of the instruction.
- rel16, rel32 - A relative address within the same code segment as the instruction assembled. The rel16 symbol applies to instructions with an operandsize attribute of 16 bits; the rel32 symbol applies to instructions with an operand-size attribute of 32 bits.
- ptr16:16, ptr16:32 - A far pointer, typically to a code segment different from that of the instruction. The notation 16:16 indicates that the value of the pointer has two parts. The value to the left of the colon is a 16 -bit selector or value destined for the code segment register. The value to the right corresponds to the offset within the destination segment. The ptr16:16 symbol is used when the instruction's operand-size attribute is 16 bits; the ptr16:32 symbol is used when the operand-size attribute is 32 bits.
- r8 - One of the byte general-purpose registers: AL, CL, DL, BL, AH, CH, DH, BH, BPL, SPL, DIL and SIL; or one of the byte registers (R8L - R15L) available when using REX.R and 64-bit mode.
- $\mathbf{r 1 6}$ - One of the word general-purpose registers: AX, CX, DX, BX, SP, BP, SI, DI; or one of the word registers (R8-R15) available when using REX.R and 64-bit mode.
- r32 - One of the doubleword general-purpose registers: EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI; or one of the doubleword registers (R8D - R15D) available when using REX.R in 64-bit mode.
- r64 - One of the quadword general-purpose registers: RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, R8-R15. These are available when using REX.R and 64-bit mode.
- imm8 - An immediate byte value. The imm8 symbol is a signed number between -128 and +127 inclusive. For instructions in which imm8 is combined with a word or doubleword operand, the immediate value is sign-extended to form a word or doubleword. The upper byte of the word is filled with the topmost bit of the immediate value.
- imm16 - An immediate word value used for instructions whose operand-size attribute is 16 bits. This is a number between $-32,768$ and $+32,767$ inclusive.
- imm32 - An immediate doubleword value used for instructions whose operand-size attribute is 32 bits. It allows the use of a number between $+2,147,483,647$ and $-2,147,483,648$ inclusive.
- imm64 - An immediate quadword value used for instructions whose operand-size attribute is 64 bits. The value allows the use of a number between $+9,223,372,036,854,775,807$ and $-9,223,372,036,854,775,808$ inclusive.
- $\mathbf{r} / \mathbf{m 8}$ - A byte operand that is either the contents of a byte general-purpose register (AL, CL, DL, BL, AH, CH, DH, BH, BPL, SPL, DIL and SIL) or a byte from memory. Byte registers R8L - R15L are available using REX.R in 64-bit mode.
- $\quad \mathbf{r} / \mathbf{m 1 6}$ - A word general-purpose register or memory operand used for instructions whose operand-size attribute is 16 bits. The word general-purpose registers are: AX, CX, DX, BX, SP, BP, SI, DI. The contents of memory are found at the address provided by the effective address computation. Word registers R8W R15W are available using REX.R in 64-bit mode.
- r/m32 - A doubleword general-purpose register or memory operand used for instructions whose operand-size attribute is 32 bits. The doubleword generalpurpose registers are: EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI. The contents of memory are found at the address provided by the effective address computation. Doubleword registers R8D - R15D are available when using REX.R in 64-bit mode.
- r/m64 - A quadword general-purpose register or memory operand used for instructions whose operand-size attribute is 64 bits when using REX.W. Quadword general-purpose registers are: RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, R8-R15; these are available only in 64-bit mode. The contents of memory are found at the address provided by the effective address computation.
- m - A 16-, 32- or 64-bit operand in memory.
- m8 - A byte operand in memory, usually expressed as a variable or array name, but pointed to by the DS:(E)SI or ES:(E)DI registers. In 64-bit mode, it is pointed to by the RSI or RDI registers.
- m16 - A word operand in memory, usually expressed as a variable or array name, but pointed to by the DS:(E)SI or ES:(E)DI registers. This nomenclature is used only with the string instructions.
- m32 - A doubleword operand in memory, usually expressed as a variable or array name, but pointed to by the DS:(E)SI or ES:(E)DI registers. This nomenclature is used only with the string instructions.
- m64 - A memory quadword operand in memory.
- m128 - A memory double quadword operand in memory.
- m16:16, m16:32 \& m16:64 - A memory operand containing a far pointer composed of two numbers. The number to the left of the colon corresponds to the pointer's segment selector. The number to the right corresponds to its offset.
- m16\&32, m16\&16, m32\&32, m16\&64 - A memory operand consisting of data item pairs whose sizes are indicated on the left and the right side of the ampersand. All memory addressing modes are allowed. The m16\&16 and m32\&32 operands are used by the BOUND instruction to provide an operand containing an upper and lower bounds for array indices. The m16\&32 operand is used by LIDT and LGDT to provide a word with which to load the limit field, and a doubleword with which to load the base field of the corresponding GDTR and IDTR registers. The m16\&64 operand is used by LIDT and LGDT in 64-bit mode to provide a word with which to load the limit field, and a quadword with which to load the base field of the corresponding GDTR and IDTR registers.
- moffs8, moffs16, moffs32, moffs64 - A simple memory variable (memory offset) of type byte, word, or doubleword used by some variants of the MOV instruction. The actual address is given by a simple offset relative to the segment base. No ModR/M byte is used in the instruction. The number shown with moffs indicates its size, which is determined by the address-size attribute of the instruction.
- Sreg - A segment register. The segment register bit assignments are ES $=0$, $C S=1, S S=2, D S=3, F S=4$, and $G S=5$.
- m32fp, m64fp, m80fp - A single-precision, double-precision, and double extended-precision (respectively) floating-point operand in memory. These symbols designate floating-point values that are used as operands for x87 FPU floating-point instructions.
- m16int, m32int, m64int - A word, doubleword, and quadword integer (respectively) operand in memory. These symbols designate integers that are used as operands for $x 87$ FPU integer instructions.
- ST or ST(0) - The top element of the FPU register stack.
- $\mathbf{S T}(\mathbf{i})$ - The $i^{\text {th }}$ element from the top of the FPU register stack ( $i \leftarrow 0$ through 7 ).
- $\quad \mathbf{m m}$ - An MMX register. The 64-bit MMX registers are: MM0 through MM7.
- $\mathbf{m m} / \mathbf{m 3 2}$ - The low order 32 bits of an MMX register or a 32-bit memory operand. The 64-bit MMX registers are: MM0 through MM7. The contents of memory are found at the address provided by the effective address computation.
- mm/m64 - An MMX register or a 64-bit memory operand. The 64-bit MMX registers are: MM0 through MM7. The contents of memory are found at the address provided by the effective address computation.
- $\quad$ xmm - An XMM register. The 128-bit XMM registers are: XMM0 through XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode.
- $\mathbf{x m m} / \mathbf{m 3 2}$ - An XMM register or a 32-bit memory operand. The 128-bit XMM registers are XMM0 through XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. The contents of memory are found at the address provided by the effective address computation.
- $\quad$ xmm/m64 - An XMM register or a 64-bit memory operand. The 128-bit SIMD floating-point registers are XMM0 through XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. The contents of memory are found at the address provided by the effective address computation.
- $\quad \mathbf{x m m} / \mathbf{m 1 2 8}$ - An XMM register or a 128-bit memory operand. The 128-bit XMM registers are XMM0 through XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. The contents of memory are found at the address provided by the effective address computation.
- <XMM0>- indicates implied use of the XMM0 register.

When there is ambiguity, xmm1 indicates the first source operand using an XMM register and $x \mathrm{~mm} 2$ the second source operand using an XMM register.
Some instructions use the XMMO register as the third source operand, indicated by $<\mathrm{XMMO}$. The use of the third XMM register operand is implicit in the instruction encoding and does not affect the ModR/M encoding.

- ymm - a YMM register. The 256-bit YMM registers are: YMM0 through YMM7; YMM8 through YMM15 are available in 64-bit mode.
- m256 - A 32-byte operand in memory. This nomenclature is used only with AVX instructions.
- ymm/m256 - a YMM register or 256-bit memory operand.
- <YMMO>- indicates use of the YMMO register as an implicit argument.
- SRC1 - Denotes the first source operand in the instruction syntax of an instruction encoded with the VEX prefix and having two or more source operands.
- SRC2 - Denotes the second source operand in the instruction syntax of an instruction encoded with the VEX prefix and having two or more source operands.
- SRC3 - Denotes the third source operand in the instruction syntax of an instruction encoded with the VEX prefix and having three source operands.
- SRC - The source in a AVX single-source instruction or the source in a Legacy SSE instruction.
- DST - the destination in a AVX instruction. In Legacy SSE instructions can be either the destination, first source, or both. This field is encoded by reg_field.


### 3.1.1.4 Operand Encoding Column in the Instruction Summary Table

The "operand encoding" column is abbreviated as Op/En in the Instruction Summary table heading. Instruction operand encoding information is provided for each
assembly instruction syntax using a letter to cross reference to a row entry in the operand encoding definition table that follows the instruction summary table. The operand encoding table in each instruction reference page lists each instruction operand (according to each instruction syntax and operand ordering shown in the instruction column) relative to the ModRM byte, VEX.vvvv field or additional operand encoding placement.

## NOTES

- The letters in the Op/En column of an instruction apply ONLY to the encoding definition table immediately following the instruction summary table.
- In the encoding definition table, the letter ' $r$ ' within a pair of parenthesis denotes the content of the operand will be read by the processor. The letter ' $w$ ' within a pair of parenthesis denotes the content of the operand will be updated by the processor.


### 3.1.1.5 64/32-bit Mode Column in the Instruction Summary Table

The "64/32-bit Mode" column indicates whether the opcode sequence is supported in (a) 64-bit mode or (b) the Compatibility mode and other IA-32 modes that apply in conjunction with the CPUID feature flag associated specific instruction extensions.
The 64-bit mode support is to the left of the 'slash' and has the following notation:

- $\mathbf{V}$ - Supported.
- I - Not supported.
- N.E. - Indicates an instruction syntax is not encodable in 64-bit mode (it may represent part of a sequence of valid instructions in other modes).
- N.P. - Indicates the REX prefix does not affect the legacy instruction in 64-bit mode.
- N.I. - Indicates the opcode is treated as a new instruction in 64-bit mode.
- N.S. - Indicates an instruction syntax that requires an address override prefix in 64-bit mode and is not supported. Using an address override prefix in 64-bit mode may result in model-specific execution behavior.

The Compatibility/Legacy Mode support is to the right of the 'slash' and has the following notation:

- V - Supported.
- I - Not supported.
- N.E. - Indicates an Intel 64 instruction mnemonics/syntax that is not encodable; the opcode sequence is not applicable as an individual instruction in compatibility mode or IA-32 mode. The opcode may represent a valid sequence of legacy IA-32 instructions.


### 3.1.1.6 CPUID Support Column in the Instruction Summary Table

The fourth column holds abbreviated CPUID feature flags (e.g. appropriate bit in CPUID.1.ECX, CPUID.1.EDX for SSE/SSE2/SSE3/SSSE3/SSE4.1/SSE4.2/AESNI/PCLMULQDQ/AVX/RDRAND support) that indicate processor support for the instruction. If the corresponding flag is ' 0 ', the instruction will \#UD.

### 3.1.1.7 Description Column in the Instruction Summary Table

The "Description" column briefly explains forms of the instruction.

### 3.1.1.8 Description Section

Each instruction is then described by number of information sections. The "Description" section describes the purpose of the instructions and required operands in more detail.

Summary of terms that may be used in the description section:

- Legacy SSE: Refers to SSE, SSE2, SSE3, SSSE3, SSE4, AESNI, PCLMULQDQ and any future instruction sets referencing XMM registers and encoded without a VEX prefix.
- VEX.vvvv. The VEX bitfield specifying a source or destination register (in 1's complement form).
- rm_field: shorthand for the ModR/M r/m field and any REX.B
- reg_field: shorthand for the ModR/M reg field and any REX.R


### 3.1.1.9 Operation Section

The "Operation" section contains an algorithm description (frequently written in pseudo-code) for the instruction. Algorithms are composed of the following elements:

- Comments are enclosed within the symbol pairs "(*" and "*)".
- Compound statements are enclosed in keywords, such as: IF, THEN, ELSE and FI for an if statement; DO and OD for a do statement; or CASE... OF for a case statement.
- A register name implies the contents of the register. A register name enclosed in brackets implies the contents of the location whose address is contained in that register. For example, ES:[DI] indicates the contents of the location whose ES segment relative address is in register DI. [SI] indicates the contents of the address contained in register SI relative to the SI register's default segment (DS) or the overridden segment.
- Parentheses around the "E" in a general-purpose register name, such as (E)SI, indicates that the offset is read from the SI register if the address-size attribute is 16 , from the ESI register if the address-size attribute is 32 . Parentheses
around the " $R$ " in a general-purpose register name, (R)SI, in the presence of a 64-bit register definition such as (R)SI, indicates that the offset is read from the 64 -bit RSI register if the address-size attribute is 64.
- Brackets are used for memory operands where they mean that the contents of the memory location is a segment-relative offset. For example, [SRC] indicates that the content of the source operand is a segment-relative offset.
- $A \leftarrow B$ indicates that the value of $B$ is assigned to $A$.
- The symbols $=, \neq,>,<, \geq$, and $\leq$ are relational operators used to compare two values: meaning equal, not equal, greater or equal, less or equal, respectively. A relational expression such as $A \leftarrow B$ is TRUE if the value of $A$ is equal to $B$; otherwise it is FALSE.
- The expression "«COUNT" and "» COUNT" indicates that the destination operand should be shifted left or right by the number of bits indicated by the count operand.

The following identifiers are used in the algorithmic descriptions:

- OperandSize and AddressSize - The OperandSize identifier represents the operand-size attribute of the instruction, which is 16,32 or 64 -bits. The AddressSize identifier represents the address-size attribute, which is 16,32 or 64-bits. For example, the following pseudo-code indicates that the operand-size attribute depends on the form of the MOV instruction used.

```
IF Instruction }\leftarrowMMOV
    THEN OperandSize = 16;
ELSE
    IF Instruction \leftarrow MOVD
        THEN OperandSize = 32;
    ELSE
        IF Instruction \leftarrow MOVQ
            THEN OperandSize = 64;
            FI;
    FI;
FI;
```

See "Operand-Size and Address-Size Attributes" in Chapter 3 of the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for guidelines on how these attributes are determined.

- StackAddrSize - Represents the stack address-size attribute associated with the instruction, which has a value of 16, 32 or 64-bits. See "Address-Size Attribute for Stack" in Chapter 6, "Procedure Calls, Interrupts, and Exceptions," of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.
- SRC - Represents the source operand.
- DEST - Represents the destination operand.
- VLMAX - The maximum vector register width pertaining to the instruction. This is not the vector-length encoding in the instruction's prefix but is instead
determined by the current value of XCRO. For existing processors, VLMAX is 256 whenever XCR0.YMM[bit 2] is 1. Future processors may defined new bits in XCR0 whose setting may imply other values for VLMAX.

VLMAX Definition

| XCRO Component | VLMAX |
| :---: | :---: |
| XCRO.YMM | 256 |

The following functions are used in the algorithmic descriptions:

- ZeroExtend(value) - Returns a value zero-extended to the operand-size attribute of the instruction. For example, if the operand-size attribute is 32 , zero extending a byte value of -10 converts the byte from F 6 H to a doubleword value of 000000 F 6 H . If the value passed to the ZeroExtend function and the operandsize attribute are the same size, ZeroExtend returns the value unaltered.
- SignExtend(value) - Returns a value sign-extended to the operand-size attribute of the instruction. For example, if the operand-size attribute is 32 , sign extending a byte containing the value -10 converts the byte from F 6 H to a doubleword value of FFFFFFFF6H. If the value passed to the SignExtend function and the operand-size attribute are the same size, SignExtend returns the value unaltered.
- SaturateSignedWordToSignedByte - Converts a signed 16 -bit value to a signed 8 -bit value. If the signed 16 -bit value is less than -128 , it is represented by the saturated value $-128(80 \mathrm{H})$; if it is greater than 127 , it is represented by the saturated value 127 (7FH).
- SaturateSignedDwordToSignedWord - Converts a signed 32-bit value to a signed 16 -bit value. If the signed 32 -bit value is less than -32768 , it is represented by the saturated value $-32768(8000 \mathrm{H})$; if it is greater than 32767 , it is represented by the saturated value 32767 (7FFFH).
- SaturateSignedWordToUnsignedByte - Converts a signed 16-bit value to an unsigned 8 -bit value. If the signed 16 -bit value is less than zero, it is represented by the saturated value zero $(00 \mathrm{H})$; if it is greater than 255 , it is represented by the saturated value 255 (FFH).
- SaturateToSignedByte - Represents the result of an operation as a signed 8 -bit value. If the result is less than -128 , it is represented by the saturated value $-128(80 \mathrm{H})$; if it is greater than 127 , it is represented by the saturated value 127 (7FH).
- SaturateToSignedWord - Represents the result of an operation as a signed 16 -bit value. If the result is less than -32768, it is represented by the saturated value $-32768(8000 \mathrm{H})$; if it is greater than 32767 , it is represented by the saturated value 32767 (7FFFH).
- SaturateToUnsignedByte - Represents the result of an operation as a signed 8 -bit value. If the result is less than zero it is represented by the saturated value
zero $(00 \mathrm{H})$; if it is greater than 255 , it is represented by the saturated value 255 (FFH).
- SaturateToUnsignedWord - Represents the result of an operation as a signed 16-bit value. If the result is less than zero it is represented by the saturated value zero $(00 \mathrm{H})$; if it is greater than 65535 , it is represented by the saturated value 65535 (FFFFH).
- LowOrderWord(DEST * SRC) - Multiplies a word operand by a word operand and stores the least significant word of the doubleword result in the destination operand.
- HighOrderWord(DEST * SRC) - Multiplies a word operand by a word operand and stores the most significant word of the doubleword result in the destination operand.
- Push(value) - Pushes a value onto the stack. The number of bytes pushed is determined by the operand-size attribute of the instruction. See the "Operation" subsection of the "PUSH—Push Word, Doubleword or Quadword Onto the Stack" section in Chapter 4 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B.
- Pop() removes the value from the top of the stack and returns it. The statement EAX $\leftarrow \operatorname{Pop}()$; assigns to EAX the 32-bit value from the top of the stack. Pop will return either a word, a doubleword or a quadword depending on the operand-size attribute. See the "Operation" subsection in the "POP-Pop a Value from the Stack" section of Chapter 4 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B.
- PopRegisterStack - Marks the FPU ST(0) register as empty and increments the FPU register stack pointer (TOP) by 1.
- Switch-Tasks - Performs a task switch.
- Bit(BitBase, BitOffset) - Returns the value of a bit within a bit string. The bit string is a sequence of bits in memory or a register. Bits are numbered from loworder to high-order within registers and within memory bytes. If the BitBase is a register, the BitOffset can be in the range 0 to $[15,31,63$ ] depending on the mode and register size. See Figure 3-1: the function Bit[RAX, 21] is illustrated.


Figure 3-1. Bit Offset for BIT[RAX, 21]

If BitBase is a memory address, the BitOffset can range has different ranges depending on the operand size (see Table 3-2).

Table 3-2. Range of Bit Positions Specified by Bit Offset Operands

| Operand Size | Immediate BitOffset | Register BitOffset |
| :--- | :--- | :--- |
| 16 | 0 to 15 | $-2^{15}$ to $2^{15}-1$ |
| 32 | 0 to 31 | $-2^{31}$ to $2^{31}-1$ |
| 64 | 0 to 63 | $-2^{63}$ to $2^{63}-1$ |

The addressed bit is numbered (Offset MOD 8) within the byte at address (BitBase + (BitOffset DIV 8)) where DIV is signed division with rounding towards negative infinity and MOD returns a positive number (see Figure 3-2).


Figure 3-2. Memory Bit Indexing

### 3.1.1.10 Intel ${ }^{\oplus}$ C/C++ Compiler Intrinsics Equivalents Section

The Intel C/C++ compiler intrinsics equivalents are special C/C++ coding extensions that allow using the syntax of $C$ function calls and $C$ variables instead of hardware registers. Using these intrinsics frees programmers from having to manage registers and assembly programming. Further, the compiler optimizes the instruction scheduling so that executable run faster.
The following sections discuss the intrinsics API and the MMX technology and SIMD floating-point intrinsics. Each intrinsic equivalent is listed with the instruction description. There may be additional intrinsics that do not have an instruction equiv-
alent. It is strongly recommended that the reader reference the compiler documentation for the complete list of supported intrinsics.

See Appendix C, "Intel® C/C++ Compiler Intrinsics and Functional Equivalents," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B, for more information on using intrinsics.

## Intrinsics API

The benefit of coding with MMX technology intrinsics and the SSE/SSE2/SSE3 intrinsics is that you can use the syntax of $C$ function calls and $C$ variables instead of hardware registers. This frees you from managing registers and programming assembly. Further, the compiler optimizes the instruction scheduling so that your executable runs faster. For each computational and data manipulation instruction in the new instruction set, there is a corresponding $C$ intrinsic that implements it directly. The intrinsics allow you to specify the underlying implementation (instruction selection) of an algorithm yet leave instruction scheduling and register allocation to the compiler.

## MMX ${ }^{\text {Tm }}$ Technology Intrinsics

The MMX technology intrinsics are based on a $\qquad$ m64 data type that represents the specific contents of an MMX technology register. You can specify values in bytes, short integers, 32-bit values, or a 64-bit object. The $\qquad$ m64 data type, however, is not a basic ANSI C data type, and therefore you must observe the following usage restrictions:

- Use __m64 data only on the left-hand side of an assignment, as a return value, or as a parameter. You cannot use it with other arithmetic expressions ("+", ">>", and so on).
- Use $\qquad$ m64 objects in aggregates, such as unions to access the byte elements and structures; the address of an __m64 object may be taken.
- Use __m64 data only with the MMX technology intrinsics described in this manual and Intel ${ }^{\circledR} \mathrm{C} / \mathrm{C}++$ compiler documentation.
- See:
- http://www.intel.com/support/performancetools/
- Appendix C, "Intel® C/C++ Compiler Intrinsics and Functional Equivalents," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume $2 B$, for more information on using intrinsics.
- SSE/SSE2/SSE3 Intrinsics
- SSE/SSE2/SSE3 intrinsics all make use of the XMM registers of the Pentium III, Pentium 4, and Intel Xeon processors. There are three data types supported by these intrinsics: __m128, __m128d, and __m128i.
- The __m128 data type is used to represent the contents of an XMM register used by an SSE intrinsic. This is either four packed single-precision floating-point values or a scalar single-precision floating-point value.
- The __m128d data type holds two packed double-precision floating-point values or a scalar double-precision floating-point value.
- The __m128i data type can hold sixteen byte, eight word, or four doubleword, or two quadword integer values.

The compiler aligns __m128, __m128d, and __m128i local and global data to 16 -byte boundaries on the stack. To align integer, float, or double arrays, use the declspec statement as described in Intel C/C++ compiler documentation. See http://www.intel.com/support/performancetools/.

The __m128, __m128d, and __m128i data types are not basic ANSI C data types and therefore some restrictions are placed on its usage:

- Use __m128, __m128d, and __m128i only on the left-hand side of an
assignment, as a return value, or as a parameter. Do not use it in other arithmetic expressions such as " + " and " $\gg$."
- Do not initialize $\qquad$ m128, $\qquad$ m128d, and $\qquad$ m 128 i with literals; there is no way to express 128-bit constants.
- Use $\qquad$ m128, $\qquad$ m128d, and $\qquad$ m128i objects in aggregates, such as unions (for example, to access the float elements) and structures. The address of these objects may be taken.
- Use __m128, __m128d, and __m128i data only with the intrinsics described in this user's guide. See Appendix C, "Intel® C/C++ Compiler Intrinsics and Functional Equivalents," in the Inte/ $® 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2B, for more information on using intrinsics.
The compiler aligns $\qquad$ m128, m128d, and $\qquad$ m128i local data to 16-byte boundaries on the stack. Global __m128 data is also aligned on 16-byte boundaries. (To align float arrays, you can use the alignment declspec described in the following section.) Because the new instruction set treats the SIMD floating-point registers in the same way whether you are using packed or scalar data, there is no $\qquad$ m32 data type to represent scalar data as you might expect. For scalar operations, you should use the $\qquad$ m128 objects and the "scalar" forms of the intrinsics; the compiler and the processor implement these operations with 32-bit memory references.

The suffixes ps and ss are used to denote "packed single" and "scalar single" precision operations. The packed floats are represented in right-to-left order, with the lowest word (right-most) being used for scalar operations: [z, y, x, w]. To explain how memory storage reflects this, consider the following example.
The operation:
float a[4] $\leftarrow\{1.0,2.0,3.0,4.0\}$;
__m128t $\leftarrow$ _mm_load_ps(a);
Produces the same result as follows:
__m128 t $\leftarrow$ _mm_set_ps(4.0, 3.0, 2.0, 1.0);
In other words:
$\mathrm{t} \leftarrow$ [ 4.0, 3.0, 2.0, 1.0]
Where the "scalar" element is 1.0 .
Some intrinsics are "composites" because they require more than one instruction to implement them. You should be familiar with the hardware features provided by the SSE, SSE2, SSE3, and MMX technology when writing programs with the intrinsics.
Keep the following important issues in mind:

- Certain intrinsics, such as _mm_loadr_ps and _mm_cmpgt_ss, are not directly supported by the instruction set. While these intrinsics are convenient programming aids, be mindful of their implementation cost.
- Data loaded or stored as __m128 objects must generally be 16-byte-aligned.
- Some intrinsics require that their argument be immediates, that is, constant integers (literals), due to the nature of the instruction.
- The result of arithmetic operations acting on two NaN (Not a Number) arguments is undefined. Therefore, floating-point operations using NaN arguments may not match the expected behavior of the corresponding assembly instructions.

For a more detailed description of each intrinsic and additional information related to its usage, refer to Intel C/C++ compiler documentation. See:

- http://www.intel.com/support/performancetools/
- Appendix C, "Intel® C/C++ Compiler Intrinsics and Functional Equivalents," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume $2 B$, for more information on using intrinsics.


### 3.1.1.11 Flags Affected Section

The "Flags Affected" section lists the flags in the EFLAGS register that are affected by the instruction. When a flag is cleared, it is equal to 0 ; when it is set, it is equal to 1 . The arithmetic and logical instructions usually assign values to the status flags in a uniform manner (see Appendix A, "EFLAGS Cross-Reference," in the Intel $\circledR^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1). Non-conventional assignments are described in the "Operation" section. The values of flags listed as undefined may be changed by the instruction in an indeterminate manner. Flags that are not listed are unchanged by the instruction.

### 3.1.1.12 FPU Flags Affected Section

The floating-point instructions have an "FPU Flags Affected" section that describes how each instruction can affect the four condition code flags of the FPU status word.

### 3.1.1.13 Protected Mode Exceptions Section

The "Protected Mode Exceptions" section lists the exceptions that can occur when the instruction is executed in protected mode and the reasons for the exceptions. Each exception is given a mnemonic that consists of a pound sign (\#) followed by two letters and an optional error code in parentheses. For example, \#GP(0) denotes a general protection exception with an error code of 0 . Table 3-3 associates each twoletter mnemonic with the corresponding interrupt vector number and exception name. See Chapter 6, "Interrupt and Exception Handling," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for a detailed description of the exceptions.
Application programmers should consult the documentation provided with their operating systems to determine the actions taken when exceptions occur.

Table 3-3. Intel 64 and IA-32 General Exceptions

| Vector <br> No. | Name | Source | Protected <br> Mode $^{1}$ | Real <br> Address <br> Mode | Virtual <br> 8086 <br> Mode |
| :---: | :--- | :--- | :--- | :--- | :---: |
| 0 | \#DE—Divide Error |  |  |  |  |
| 1 | \#DB—Debug |  |  |  |  |
| 3 | \#BP-Breakpoint | DIV and IDIV instructions. | Any code or data reference. | Yes | Yes 3 instruction. |

Table 3-3. Intel 64 and IA-32 General Exceptions (Contd.)

| Vector No. | Name | Source | Protected Mode ${ }^{1}$ | Real Address Mode | Virtual 8086 Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 14 | \#PF-Page Fault | Any memory reference. | Yes | Reserved | Yes |
| 16 | \#MF-Floating-Point <br> Error (Math Fault) | Floating-point or WAIT/FWAIT instruction. | Yes | Yes | Yes |
| 17 | \#AC-Alignment Check | Any data reference in memory. | Yes | Reserved | Yes |
| 18 | \#MC-Machine Check | Model dependent machine check errors. | Yes | Yes | Yes |
| 19 | \#XM-SIMD <br> Floating-Point <br> Numeric Error | SSE/SSE2/SSE3 floating-point instructions. | Yes | Yes | Yes |

NOTES:

1. Apply to protected mode, compatibility mode, and 64 -bit mode.
2. In the real-address mode, vector 13 is the segment overrun exception.

### 3.1.1.14 Real-Address Mode Exceptions Section

The "Real-Address Mode Exceptions" section lists the exceptions that can occur when the instruction is executed in real-address mode (see Table 3-3).

### 3.1.1.15 Virtual-8086 Mode Exceptions Section

The "Virtual-8086 Mode Exceptions" section lists the exceptions that can occur when the instruction is executed in virtual-8086 mode (see Table 3-3).

### 3.1.1.16 Floating-Point Exceptions Section

The "Floating-Point Exceptions" section lists exceptions that can occur when an $\times 87$ FPU floating-point instruction is executed. All of these exception conditions result in a floating-point error exception (\#MF, vector number 16) being generated. Table 3-4 associates a one- or two-letter mnemonic with the corresponding exception name. See "Floating-Point Exception Conditions" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a detailed description of these exceptions.

Table 3-4. x87 fPU Floating-Point Exceptions

| Mnemonic | Name | Source |
| :---: | :--- | :--- |
| \#IS | Floating-point invalid operation: |  |
| \#IA | - Stack overflow or underflow | - x87 FPU stack overflow or underflow |
| \#Z | Floating-point divide-by-zero | - Invalid FPU arithmetic operation |
| \#D | Floating-point denormal operand | Source operand that is a denormal number |
| \#O | Floating-point numeric overflow | Overflow in result |
| \#U | Floating-point numeric underflow | Underflow in result |
| \#P | Floating-point inexact result <br> (precision) | Inexact result (precision) |

### 3.1.1.17 SIMD Floating-Point Exceptions Section

The "SIMD Floating-Point Exceptions" section lists exceptions that can occur when an SSE/SSE2/SSE3 floating-point instruction is executed. All of these exception conditions result in a SIMD floating-point error exception (\#XM, vector number 19) being generated. Table 3-5 associates a one-letter mnemonic with the corresponding exception name. For a detailed description of these exceptions, refer to "SSE and SSE2 Exceptions", in Chapter 11 of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Table 3-5. SIMD Floating-Point Exceptions

| Mnemonic | Name | Source |
| :---: | :--- | :--- |
| \#I | Floating-point invalid operation | Invalid arithmetic operation or source operand |
| \#Z | Floating-point divide-by-zero | Divide-by-zero |
| \#D | Floating-point denormal operand | Source operand that is a denormal number |
| \#O | Floating-point numeric overflow | Overflow in result |
| \#U | Floating-point numeric underflow | Underflow in result |
| \#P | Floating-point inexact result | Inexact result (precision) |

### 3.1.1.18 Compatibility Mode Exceptions Section

This section lists exceptions that occur within compatibility mode.

### 3.1.1.19 64-Bit Mode Exceptions Section

This section lists exceptions that occur within 64-bit mode.

### 3.2 INSTRUCTIONS (A-M)

The remainder of this chapter provides descriptions of Intel 64 and IA-32 instructions (A-M). See also: Chapter 4, "Instruction Set Reference, N-Z," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B.

## AAA-ASCII Adjust After Addition

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode <br> Valid | Description <br> ASCII adjust AL after <br> addition. |
| :--- | :--- | :--- | :--- | :--- | :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Adjusts the sum of two unpacked BCD values to create an unpacked BCD result. The $A L$ register is the implied source and destination operand for this instruction. The AAA instruction is only useful when it follows an ADD instruction that adds (binary addition) two unpacked BCD values and stores a byte result in the AL register. The AAA instruction then adjusts the contents of the AL register to contain the correct 1-digit unpacked BCD result.
If the addition produces a decimal carry, the AH register increments by 1 , and the CF and AF flags are set. If there was no decimal carry, the CF and AF flags are cleared and the AH register is unchanged. In either case, bits 4 through 7 of the AL register are set to 0 .

This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.

## Operation

```
IF 64-Bit Mode
    THEN
    #UD;
    ELSE
        IF ((AL AND OFH) > 9) or (AF = 1)
            THEN
                AL}\leftarrowAL+6
                AH}\leftarrowAH+1
                AF}\leftarrow1
                CF}\leftarrow1
                AL}\leftarrow\textrm{AL AND OFH;
            ELSE
                AF}\leftarrow0
                CF}\leftarrow0
                AL}\leftarrow\textrm{AL AND OFH;
    Fl;
```


## FI;

## Flags Affected

The AF and CF flags are set to 1 if the adjustment results in a decimal carry; otherwise they are set to 0 . The OF, SF, ZF, and PF flags are undefined.

Protected Mode Exceptions
\#UD
If the LOCK prefix is used.

Real-Address Mode Exceptions
Same exceptions as protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as protected mode.
Compatibility Mode Exceptions
Same exceptions as protected mode.

64-Bit Mode Exceptions
\#UD If in 64-bit mode.

## AAD-ASCII Adjust AX Before Division

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| D5 OA | AAD | A | Invalid | Valid | ASCII adjust AX before <br> division. |
| D5 ib | (No mnemonic) | A | Invalid | Valid | Adjust AX before division to <br> number base imm8. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Adjusts two unpacked BCD digits (the least-significant digit in the AL register and the most-significant digit in the AH register) so that a division operation performed on the result will yield a correct unpacked BCD value. The AAD instruction is only useful when it precedes a DIV instruction that divides (binary division) the adjusted value in the $A X$ register by an unpacked $B C D$ value.

The AAD instruction sets the value in the AL register to (AL + (10 * AH)), and then clears the AH register to 00 H . The value in the AX register is then equal to the binary equivalent of the original unpacked two-digit (base 10) number in registers AH and AL.

The generalized version of this instruction allows adjustment of two unpacked digits of any number base (see the "Operation" section below), by setting the imm8 byte to the selected number base (for example, 08H for octal, 0 AH for decimal, or 0 CH for base 12 numbers). The AAD mnemonic is interpreted by all assemblers to mean adjust ASCII (base 10) values. To adjust values in another number base, the instruction must be hand coded in machine code (D5 imm8).
This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.

## Operation

```
IF 64-Bit Mode
    THEN
        #UD;
    ELSE
        tempAL \leftarrowAL;
        tempAH}\leftarrow\textrm{AH}
        AL \leftarrow(tempAL + (tempAH * imm8)) AND FFH;
        (* imm8 is set to OAH for the AAD mnemonic.*)
```

$$
\mathrm{AH} \leftarrow 0 ;
$$

Fl ;
Flags Affected register; the OF, AF, and CF flags are undefined.
Protected Mode Exceptions
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
Same exceptions as protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as protected mode.
Compatibility Mode Exceptions
Same exceptions as protected mode.
64-Bit Mode Exceptions
\#UD
If in 64-bit mode.

The immediate value (imm8) is taken from the second byte of the instruction.

The $S F, Z F$, and PF flags are set according to the resulting binary value in the $A L$

## AAM—ASCII Adjust AX After Multiply

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| D4 OA | AAM | A | Invalid | Valid | ASCII adjust AX after <br> multiply. |
| D4 ib | (No mnemonic) | A | Invalid | Valid | Adjust AX after multiply to <br> number base imm8. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Adjusts the result of the multiplication of two unpacked BCD values to create a pair of unpacked (base 10) BCD values. The AX register is the implied source and destination operand for this instruction. The AAM instruction is only useful when it follows an MUL instruction that multiplies (binary multiplication) two unpacked BCD values and stores a word result in the AX register. The AAM instruction then adjusts the contents of the AX register to contain the correct 2-digit unpacked (base 10) BCD result.

The generalized version of this instruction allows adjustment of the contents of the AX to create two unpacked digits of any number base (see the "Operation" section below). Here, the imm8 byte is set to the selected number base (for example, 08 H for octal, OAH for decimal, or 0 CH for base 12 numbers). The AAM mnemonic is interpreted by all assemblers to mean adjust to ASCII (base 10) values. To adjust to values in another number base, the instruction must be hand coded in machine code (D4 imm8).
This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.

## Operation

IF 64-Bit Mode
THEN
\#UD;
ELSE
tempAL $\leftarrow A L$;
$\mathrm{AH} \leftarrow$ tempAL / imm8; (* imm8 is set to OAH for the AAM mnemonic *)
AL $\leftarrow$ tempAL MOD imm8;
Fl ;
The immediate value (imm8) is taken from the second byte of the instruction.

## Flags Affected

The SF, ZF, and PF flags are set according to the resulting binary value in the AL register. The OF, AF, and CF flags are undefined.

Protected Mode Exceptions
\#DE If an immediate value of 0 is used.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
Same exceptions as protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as protected mode.
Compatibility Mode Exceptions
Same exceptions as protected mode.
64-Bit Mode Exceptions
\#UD If in 64-bit mode.

## AAS-ASCII Adjust AL After Subtraction

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode <br> 3F | AAS |
| :--- | :--- | :--- | :--- | :--- | :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Adjusts the result of the subtraction of two unpacked BCD values to create a unpacked BCD result. The AL register is the implied source and destination operand for this instruction. The AAS instruction is only useful when it follows a SUB instruction that subtracts (binary subtraction) one unpacked BCD value from another and stores a byte result in the AL register. The AAA instruction then adjusts the contents of the AL register to contain the correct 1-digit unpacked BCD result.

If the subtraction produced a decimal carry, the AH register decrements by 1 , and the CF and AF flags are set. If no decimal carry occurred, the CF and AF flags are cleared, and the AH register is unchanged. In either case, the AL register is left with its top four bits set to 0 .
This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.

## Operation

```
IF 64-bit mode
    THEN
        #UD;
    ELSE
        IF ((AL AND OFH) > 9) or (AF=1)
            THEN
                            AL}\leftarrowAL-6
                            AH}\leftarrowAH-1
            AF}\leftarrow1
            CF}\leftarrow1
            AL}\leftarrow\textrm{AL AND OFH;
            ELSE
                    CF}\leftarrow0
                    AF}\leftarrow0
                    AL}\leftarrow\textrm{AL AND OFH;
```

FI;
FI;

## Flags Affected

The AF and CF flags are set to 1 if there is a decimal borrow; otherwise, they are cleared to 0 . The OF, SF, ZF, and PF flags are undefined.

Protected Mode Exceptions
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
Same exceptions as protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as protected mode.

Compatibility Mode Exceptions
Same exceptions as protected mode.

64-Bit Mode Exceptions
\#UD
If in 64-bit mode.

## ADC-Add with Carry

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 14 ib | ADC AL, imm8 | D | Valid | Valid | Add with carry imm8 to AL. |
| 15 iw | ADC AX, imm16 | D | Valid | Valid | Add with carry imm16 to AX. |
| 15 id | ADC EAX, imm32 | D | Valid | Valid | Add with carry imm32 to EAX. |
| REX.W + 15 id | ADC RAX, imm32 | D | Valid | N.E. | Add with carry imm32 sign extended to 64-bits to RAX. |
| $80 / 2 \mathrm{ib}$ | ADC r/m8, imm8 | C | Valid | Valid | Add with carry imm8 to r/m8. |
| REX + $80 / 2 \mathrm{ib}$ | ADC r/m8*, imm8 | C | Valid | N.E. | Add with carry imm8 to r/m8. |
| $81 / 2 \mathrm{iw}$ | ADC r/m16, imm16 | C | Valid | Valid | Add with carry imm16 to r/m16. |
| $81 / 2$ id | ADC r/m32, imm32 | C | Valid | Valid | Add with CF imm32 to r/m32. |
| $\begin{aligned} & \text { REX.W + } 81 / 2 \\ & \text { id } \end{aligned}$ | ADC r/m64, imm32 | C | Valid | N.E. | Add with CF imm32 sign extended to 64-bits to r/m64. |
| $83 / 2 \mathrm{ib}$ | ADC r/m16, imm8 | C | Valid | Valid | Add with CF sign-extended imm8 to r/m16. |
| $83 / 2 \mathrm{ib}$ | ADC r/m32, imm8 | C | Valid | Valid | Add with CF sign-extended imm8 into r/m32. |
| $\begin{aligned} & \text { REX.W + } 83 / 2 \\ & \text { ib } \end{aligned}$ | ADC r/m64, imm8 | C | Valid | N.E. | Add with CF sign-extended imm8 into $\mathrm{r} / \mathrm{m} 64$. |
| 10 / | ADC r/m8, r8 | B | Valid | Valid | Add with carry byte register to $\mathrm{r} / \mathrm{m} 8$. |
| REX + 10 / | ADC r/m8*, $\mathrm{rc}^{*}$ | B | Valid | N.E. | Add with carry byte register to $\mathrm{r} / \mathrm{m} 64$. |
| 11 / | ADC r/m16, r16 | B | Valid | Valid | Add with carry r16 to r/m16. |
| 11 /r | ADC r/m32, r32 | B | Valid | Valid | Add with CF r32 to r/m32. |
| REX.W + $11 /$ / | ADC r/m64, r64 | B | Valid | N.E. | Add with CF r64 to r/m64. |
| 12 /r | ADC r8, r/m8 | A | Valid | Valid | Add with carry r/m8 to byte register. |
| REX + 12 / | ADC r8*, $\mathrm{r}^{*} / \mathrm{m} 8^{*}$ | A | Valid | N.E. | Add with carry r/m64 to byte register. |


| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode <br> $13 / r$ | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $13 / r$ | ADC $r 16, r / m 16$ | A | Valid | Valid | Add with carry $r / m 16$ to <br> r16. |
| REX.W + 13 $/ r$ | ADC $r 32, r / m 32$ | A | Valid | Valid | Add with CF $r / m 32$ to $r 32$. |

NOTES:
*In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m $(r, w)$ | ModRM:reg (r) | NA | NA |
| C | ModRM:r/m $(r, w)$ | imm8 | NA | NA |
| D | AL/AX/EAX/RAX | imm8 | NA | NA |

## Description

Adds the destination operand (first operand), the source operand (second operand), and the carry (CF) flag and stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) The state of the CF flag represents a carry from a previous addition. When an immediate value is used as an operand, it is signextended to the length of the destination operand format.

The ADC instruction does not distinguish between signed or unsigned operands. Instead, the processor evaluates the result for both data types and sets the OF and CF flags to indicate a carry in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

The ADC instruction is usually executed as part of a multibyte or multiword addition in which an ADD instruction is followed by an ADC instruction.
This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ DEST $+\mathrm{SRC}+\mathrm{CF}$;

## Flags Affected

The OF, SF, ZF, AF, CF, and PF flags are set according to the result.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the destination is located in a non-writable segment. |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

## Virtual-8086 Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used but the destination is not a memory operand.

ADD-Add

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \hline \text { 64-bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 04 ib | ADD AL, imm8 | D | Valid | Valid | Add imm8 to AL. |
| 05 iw | ADD AX, imm16 | D | Valid | Valid | Add imm16 to AX. |
| 05 id | ADD EAX, imm32 | D | Valid | Valid | Add imm32 to EAX. |
| REX.W + 05 id | ADD RAX, imm32 | D | Valid | N.E. | Add imm32 sign-extended to 64-bits to RAX. |
| $80 / 0$ ib | ADD r/m8, imm8 | C | Valid | Valid | Add imm8 to r/m8. |
| REX + $80 / 0 \mathrm{ib}$ | ADD r/m8*, imm8 | C | Valid | N.E. | Add sign-extended imm8 to r/m64. |
| 81 /0 iw | ADD r/m16, imm16 | C | Valid | Valid | Add imm16 to r/m16. |
| 81 /0 id | ADD r/m32, imm32 | C | Valid | Valid | Add imm32 to r/m32. |
| $\begin{aligned} & \text { REX.W + } 81 \text { /0 } \\ & \text { id } \end{aligned}$ | ADD r/m64, imm32 | C | Valid | N.E. | Add imm32 sign-extended to 64-bits to r/m64. |
| $83 / 0$ ib | ADD r/m16, imm8 | C | Valid | Valid | Add sign-extended imm8 to r/m16. |
| $83 / 0$ ib | ADD r/m32, imm8 | C | Valid | Valid | Add sign-extended imm8 to r/m32. |
| $\begin{aligned} & \text { REX.W + } 83 / 0 \\ & \text { ib } \end{aligned}$ | ADD r/m64, imm8 | C | Valid | N.E. | Add sign-extended imm8 to r/m64. |
| 00 /r | ADD r/m8, $\mathrm{r}^{\text {8 }}$ | B | Valid | Valid | Add r8 to r/m8. |
| REX + $00 / r$ | ADD r/m8*, $\mathrm{r}^{*}$ | B | Valid | N.E. | Add r 8 to $\mathrm{r} / \mathrm{m} 8$. |
| $01 / r$ | ADD r/m16, 1 16 | B | Valid | Valid | Add r16 to r/m16. |
| $01 / r$ | ADD r/m32, r32 | B | Valid | Valid | Add r32 to r/m32. |
| REX.W + $01 / r$ | ADD r/m64, r64 | B | Valid | N.E. | Add r64 to r/m64. |
| $02 / r$ | ADD r8, r/m8 | A | Valid | Valid | Add r/m8 to r8. |
| REX + $02 / r$ | ADD $\mathrm{r} 8^{*}, r / m 8^{*}$ | A | Valid | N.E. | Add $\mathrm{r} / \mathrm{m} 8$ to r 8. |
| $03 / r$ | ADD r16, r/m16 | A | Valid | Valid | Add r/m16 to r16. |
| $03 / r$ | ADD r32, r/m32 | A | Valid | Valid | Add r/m32 to r32. |
| REX.W + $03 / r$ | ADD r64, r/m64 | A | Valid | N.E. | Add r/m64 to r64. |

NOTES:
*In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m $(r, w)$ | ModRM:reg (r) | NA | NA |
| C | ModRM:r/m $(r, w)$ | imm8 | NA | NA |
| D | AL/AX/EAX/RAX | imm8 | NA | NA |

## Description

Adds the destination operand (first operand) and the source operand (second operand) and then stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is signextended to the length of the destination operand format.
The ADD instruction performs integer addition. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate a carry (overflow) in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.
This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ DEST + SRC;

## Flags Affected

The OF, SF, ZF, AF, CF, and PF flags are set according to the result.

## Protected Mode Exceptions

\#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.

| \#PF(fault-code) If a page fault occurs. <br> \#AC(0) If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3.  |  |
| :--- | :--- |
| If the LOCK prefix is used but the destination is not a memory |  |
| \#UD |  |
| operand. |  |

## ADDPD—Add Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 58 /r ADDPD xmm1, xmm2/m128 | A | V/V | SSE2 | Add packed double-precision floating-point values from xmm2/m128 to xmm1. |
| VEX.NDS.128.66.0F.WIG 58 /г VADDPD xmm1,xmm2, xmm3/m128 | B | V/V | AVX | Add packed double-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1. |
| VEX.NDS.256.66.0F.WIG 58 /г <br> VADDPD ymm1, ymm2, <br> ymm3/m256 | B | V/V | AVX | Add packed double-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m $(r)$ | NA |

## Description

Performs a SIMD add of the two packed double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the packed double-precision floating-point results in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified. See Chapter 11 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an overview of SIMD double-precision floatingpoint operation.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
ADDPD (128-bit Legacy SSE version)
DEST[63:0] \leftarrow DEST[63:0] + SRC[63:0];
DEST[127:64] \leftarrow DEST[127:64] + SRC[127:64];
DEST[VLMAX-1:128] (Unmodified)
VADDPD (VEX. }128\mathrm{ encoded version)
DEST[63:0] \leftarrow SRC1[63:0] + SRC2[63:0]
DEST[127:64] < SRC1[127:64] + SRC2[127:64]
DEST[VLMAX-1:128] <0
VADDPD (VEX. }256\mathrm{ encoded version)
DEST[63:0] < SRC1[63:0] + SRC2[63:0]
DEST[127:64] < SRC1[127:64] + SRC2[127:64]
DEST[191:128] < SRC1[191:128] + SRC2[191:128]
DEST[255:192] \leftarrow SRC1[255:192] + SRC2[255:192]
.Intel C/C++ Compiler Intrinsic Equivalent
ADDPD __m128d _mm_add_pd (__m128d a, __m128d b)
VADDPD __m256d _mm256_add_pd (__m256d a, __m256d b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 2.
```


## ADDPS—Add Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $58 /$ / ADDPS xmm1, xmm2/m128 | A | V/V | SSE | Add packed single-precision floating-point values from xmm2/m128 to xmm1 and stores result in $\mathrm{xmm1}$. |
| VEX.NDS.128.0F.WIG 58 /r VADDPS $\mathrm{xmm1} 1, \mathrm{xmm} 2, \mathrm{xmm} 3 / \mathrm{m} 128$ | B | V/V | AVX | Add packed single-precision floating-point values from xmm3/mem to xmm2 and stores result in $\mathrm{xmm1}$. |
| VEX.NDS.256.0F.WIG 58 /г VADDPS ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Add packed single-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg ( $\Gamma, w)$ | ModRM:г/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r)) | NA |

## Description

Performs a SIMD add of the four packed single-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the packed single-precision floating-point results in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified. See Chapter 10 in the Inte $\mathbb{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for an overview of SIMD single-precision floatingpoint operation.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
ADDPS (128-bit Legacy SSE version)
DEST[31:0] \leftarrow DEST[31:0] + SRC[31:0];
DEST[63:32] \leftarrow DEST[63:32] + SRC[63:32];
DEST[95:64] \leftarrow DEST[95:64] + SRC[95:64];
DEST[127:96] \leftarrow DEST[127:96] + SRC[127:96];
DEST[VLMAX-1:128] (Unmodified)
```

VADDPS (VEX. 128 encoded version)
DEST[31:0] $\leftarrow \operatorname{SRC1}[31: 0]+$ SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] + SRC2[63:32]
DEST[95:64] $\leftarrow$ SRC1[95:64] + SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] + SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$
VADDPS (VEX. 256 encoded version)
DEST[31:0] $\leftarrow$ SRC1[31:0] + SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] + SRC2[63:32]
DEST[95:64] < SRC1[95:64] + SRC2[95:64]
DEST[127:96] \& SRC1[127:96] + SRC2[127:96]
DEST[159:128] $\leftarrow \operatorname{SRC}[159: 128]+$ SRC2[159:128]
DEST[191:160] $\leftarrow$ SRC1[191:160] + SRC2[191:160]
DEST[223:192] $\leftarrow$ SRC1[223:192] + SRC2[223:192]
DEST[255:224] $\leftarrow$ SRC1[255:224] + SRC2[255:224]
Intel C/C++ Compiler Intrinsic Equivalent
ADDPS __m128 _mm_add_ps(__m128 a,__m128 b)
VADDPS __m256 _mm256_add_ps (__m256 a, __m256 b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 2.

## ADDSD—Add Scalar Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 0F 58 /r ADDSD xmm1, xmm2/m64 | A | V/V | SSE2 | Add the low doubleprecision floating-point value from $x m m 2 / m 64$ to xmm1. |
| VEX.NDS.LIG.F2.OF.WIG $58 /$ / VADDSD xmm1, xmm2, xmm3/m64 | B | V/V | AVX | Add the low doubleprecision floating-point value from $x \mathrm{~mm} 3 / \mathrm{mem}$ to xmm2 and store the result in xmm 1 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r)) | NA |

## Description

Adds the low double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the double-precision floating-point result in the destination operand.
The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. See Chapter 11 in the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an overview of a scalar doubleprecision floating-point operation.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

## ADDSD (128-bit Legacy SSE version)

DEST[63:0] $\leftarrow$ DEST[63:0] + SRC[63:0]
DEST[VLMAX-1:64] (Unmodified)

VADDSD (VEX. 128 encoded version)
DEST[63:0] \& SRC1[63:0] + SRC2[63:0]
DEST[127:64] < SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
ADDSD __m128d _mm_add_sd (m128d a, m128d b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.

Other Exceptions
See Exceptions Type 3.

## ADDSS—Add Scalar Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 58 / ADDSS xmm1, xmm2/m32 | A | V/V | SSE | Add the low single-precision floating-point value from xmm2/m32 to xmm1. |
| VEX.NDS.LIG.F3.OF.WIG $58 / \Gamma$ VADDSS xmm1,xmm2, xmm3/m32 | B | V/V | AVX | Add the low single-precision floating-point value from xmm3/mem to xmm2 and store the result in $\mathrm{xmm1}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Adds the low single-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the single-precision floating-point result in the destination operand.
The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. See Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an overview of a scalar singleprecision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

ADDSS DEST, SRC (128-bit Legacy SSE version)
DEST[31:0] \& DEST[31:0] + SRC[31:0];
DEST[VLMAX-1:32] (Unmodified)

## VADDSS DEST, SRC1, SRC2 (VEX. 128 encoded version)

DEST[31:0] $\leftarrow$ SRC1[31:0] + SRC2[31:0]
DEST[127:32] $\leftarrow$ SRC1[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
ADDSS __m128 _mm_add_ss(__m128 a, __m128 b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 3.

## ADDSUBPD-Packed Double-FP Add/Subtract

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF DO / ADDSUBPD xmm1, xmm2/m128 | A | V/V | SSE3 | Add/subtract doubleprecision floating-point values from $x m m 2 / m 128$ to xmm1. |
| VEX.NDS.128.66.0F.WIG DO /г VADDSUBPD xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Add/subtract packed double-precision floatingpoint values from xmm3/mem to $x m m 2$ and stores result in $\mathrm{xmm1}$. |
| VEX.NDS.256.66.0F.WIG DO /г VADDSUBPD ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Add / subtract packed double-precision floatingpoint values from ymm3/mem to ymm2 and stores result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Adds odd-numbered double-precision floating-point values of the first source operand (second operand) with the corresponding double-precision floating-point values from the second source operand (third operand); stores the result in the oddnumbered values of the destination operand (first operand). Subtracts the evennumbered double-precision floating-point values from the second source operand from the corresponding double-precision floating values in the first source operand; stores the result into the even-numbered values of the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified. See Figure 3-3.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.


Figure 3-3. ADDSUBPD—Packed Double-FP Add/Subtract

## Operation

## ADDSUBPD (128-bit Legacy SSE version)

DEST[63:0] \& DEST[63:0] - SRC[63:0]
DEST[127:64] < DEST[127:64] + SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)

## VADDSUBPD (VEX. 128 encoded version)

DEST[63:0] $\leftarrow$ SRC1[63:0] - SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64] + SRC2[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
VADDSUBPD (VEX. 256 encoded version)
DEST[63:0] $\leftarrow$ SRC1[63:0] - SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64] + SRC2[127:64]
DEST[191:128] $\leftarrow$ SRC1[191:128] - SRC2[191:128]
DEST[255:192] $\leftarrow \operatorname{SRC}[255: 192]+$ SRC2[255:192]

## Intel C/C++ Compiler Intrinsic Equivalent

ADDSUBPD__m128d _mm_addsub_pd(__m128d a, __m128d b)
VADDSUBPD __m256d _mm256_addsub_pd (__m256d a, __m256d b)

## Exceptions

When the source operand is a memory operand, it must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 2.

## ADDSUBPS-Packed Single-FP Add/Subtract

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF DO / ADDSUBPS xmm1, xmm2/m128 | A | V/V | SSE3 | Add/subtract singleprecision floating-point values from xmm2/m128 to xmm1. |
| VEX.NDS.128.F2.0F.WIG DO /r VADDSUBPS xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Add/subtract singleprecision floating-point values from xmm3/mem to xmm2 and stores result in xmm1. |
| VEX.NDS.256.F2.0F.WIG DO /r VADDSUBPS ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Add / subtract singleprecision floating-point values from ymm3/mem to ymm2 and stores result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Adds odd-numbered single-precision floating-point values of the first source operand (second operand) with the corresponding single-precision floating-point values from the second source operand (third operand); stores the result in the odd-numbered values of the destination operand (first operand). Subtracts the even-numbered single-precision floating-point values from the second source operand from the corresponding single-precision floating values in the first source operand; stores the result into the even-numbered values of the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified. See Figure 3-4.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.


OM15992

Figure 3-4. ADDSUBPS—Packed Single-FP Add/Subtract

## Operation

ADDSUBPS (128-bit Legacy SSE version)
DEST[31:0] \& DEST[31:0] - SRC[31:0]
DEST[63:32] $\leftarrow$ DEST[63:32] + SRC[63:32]
DEST[95:64] $\leftarrow$ DEST[95:64] - SRC[95:64]
DEST[127:96] < DEST[127:96] + SRC[127:96]
DEST[VLMAX-1:128] (Unmodified)

## VADDSUBPS (VEX. 128 encoded version)

DEST[31:0] \& SRC1[31:0] - SRC2[31:0]
DEST[63:32] $\leftarrow \operatorname{SRC1}[63: 32]+$ SRC2[63:32]
DEST[95:64] < SRC1[95:64]- SRC2[95:64]
DEST[127:96] $\leftarrow \operatorname{SRC1}[127: 96]+$ SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$

## VADDSUBPS (VEX. 256 encoded version)

DEST[31:0] \& SRC1[31:0] - SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] + SRC2[63:32]
DEST[95:64] $\leftarrow$ SRC1[95:64] - SRC2[95:64]

```
DEST[127:96] < SRC1[127:96] + SRC2[127:96]
DEST[159:128] < SRC1[159:128] - SRC2[159:128]
DEST[191:160]\leftarrow SRC1[191:160] + SRC2[191:160]
DEST[223:192] & SRC1[223:192] - SRC2[223:192]
DEST[255:224] < SRC1[255:224] + SRC2[255:224].
```

Intel C/C++ Compiler Intrinsic Equivalent
ADDSUBPS __m128 _mm_addsub_ps(__m128 a, __m128 b)
VADDSUBPS __m256 _mm256_addsub_ps (__m256 a, __m256 b)

## Exceptions

When the source operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.

Other Exceptions
See Exceptions Type 2.

## AESDEC-Perform One Round of an AES Decryption Flow

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 DE /r <br> AESDEC xmm1, xmm2/m128 | A | V/V | AES | Perform one round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128bit data (state) from xmm1 with a 128-bit round key from $x$ mm2/m128. |
| VEX.NDS.128.66.0F38.WIG DE /r VAESDEC xmm1, xmm2, xmm3/m128 | B | V/V | Both AES and AVX flags | Perform one round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128 bit data (state) from xmm2 with a 128-bit round key from $x m m 3 / m 128$; store the result in xmm 1 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction performs a single round of the AES decryption flow using the Equivalent Inverse Cipher, with the round key from the second source operand, operating on a 128-bit data (state) from the first source operand, and store the result in the destination operand.
Use the AESDEC instruction for all but the last decryption round. For the last decryption round, use the AESDECCLAST instruction.
128-bit Legacy SSE version: The first source operand and the destination operand are the same and must be an XMM register. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

AESDEC
STATE $\leftarrow$ SRC1;
RoundKey $\leftarrow$ SRC2;
STATE $\leftarrow$ InvShiftRows( STATE );
STATE $\leftarrow$ InvSubBytes( STATE );
STATE $\leftarrow$ InvMixColumns( STATE );
DEST[127:0] $\leftarrow$ STATE XOR RoundKey;
DEST[VLMAX-1:128] (Unmodified)
VAESDEC
STATE $\leftarrow$ SRC1;
RoundKey $\leftarrow$ SRC2;
STATE $\leftarrow$ InvShiftRows( STATE );
STATE $\leftarrow$ InvSubBytes( STATE );
STATE $\leftarrow$ InvMixColumns( STATE );
DEST[127:0] $\leftarrow$ STATE XOR RoundKey;
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
(V)AESDEC __m128i _mm_aesdec (__m128i, ..... m128i)
SIMD Floating-Point Exceptions
None
Other Exceptions
See Exceptions Type 4.

## AESDECLAST-Perform Last Round of an AES Decryption Flow

| Opcode Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 DF / AESDECLAST $x m m 1, x m m 2 / m 128$ | A | V/V | AES | Perform the last round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128bit data (state) from xmm1 with a 128-bit round key from $x m m 2 / m 128$. |
| VEX.NDS.128.66.0F38.WIG DF /r VAESDECLAST $x m m 1, x m m 2$, xmm3/m128 | B | V/V | Both AES and AVX flags | Perform the last round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128bit data (state) from xmm2 with a 128-bit round key from xmm3/m128; store the result in xmm 1 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

This instruction performs the last round of the AES decryption flow using the Equivalent Inverse Cipher, with the round key from the second source operand, operating on a 128-bit data (state) from the first source operand, and store the result in the destination operand.
128-bit Legacy SSE version: The first source operand and the destination operand are the same and must be an XMM register. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

## AESDECLAST

STATE $\leftarrow$ SRC1;
RoundKey $\leftarrow$ SRC2;
STATE $\leftarrow$ InvShiftRows( STATE );
STATE $\leftarrow$ InvSubBytes( STATE );
DEST[127:0] $\leftarrow$ STATE XOR RoundKey;
DEST[VLMAX-1:128] (Unmodified)
VAESDECLAST
STATE $\leftarrow$ SRC1;
RoundKey $\leftarrow$ SRC2;
STATE $\leftarrow$ InvShiftRows( STATE );
STATE $\leftarrow$ InvSubBytes( STATE );
DEST[127:0] $\leftarrow$ STATE XOR RoundKey;
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
(V)AESDECLAST _m128i _mm_aesdeclast ..... m128i, ..... m128i)
SIMD Floating-Point Exceptions
None
Other Exceptions
See Exceptions Type 4.

## AESENC-Perform One Round of an AES Encryption Flow

| Opcode Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 38 DC/r AESENC xmm1, xmm2/m128 | A | V/V | AES | Perform one round of an AES encryption flow, operating on a 128-bit data (state) from $x m m 1$ with a 128-bit round key from xmm2/m128. |
| VEX.NDS.128.66.0F38.WIG DC/r VAESENC $x m m 1, x m m 2$, xmm3/m128 | B | V/V | Both AES and AVX flags | Perform one round of an AES encryption flow, operating on a 128-bit data (state) from $x m m 2$ with a 128 -bit round key from the xmm3/m128; store the result in $\mathrm{xmm1}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvVv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

This instruction performs a single round of an AES encryption flow using a round key from the second source operand, operating on 128-bit data (state) from the first source operand, and store the result in the destination operand.
Use the AESENC instruction for all but the last encryption rounds. For the last encryption round, use the AESENCCLAST instruction.
128-bit Legacy SSE version: The first source operand and the destination operand are the same and must be an XMM register. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

## AESENC

```
STATE }\leftarrow\mathrm{ SRC1;
RoundKey \leftarrow SRC2;
STATE \leftarrow ShiftRows( STATE );
STATE }\leftarrow\mathrm{ SubBytes( STATE );
STATE \leftarrow MixColumns( STATE );
DEST[127:0] \leftarrow STATE XOR RoundKey;
DEST[VLMAX-1:128] (Unmodified)
VAESENC
STATE < SRC1;
RoundKey < SRC2;
STATE < ShiftRows( STATE );
STATE < SubBytes( STATE );
STATE < MixColumns( STATE );
DEST[127:0] < STATE XOR RoundKey;
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
(V)AESENC __m128i _mm_aesenc (__m128i, __m128i)
SIMD Floating-Point Exceptions
None
Other Exceptions
See Exceptions Type 4.
```


## AESENCLAST-Perform Last Round of an AES Encryption Flow

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 DD /r AESENCLAST xmm1, xmm2/m128 | A | V/V | AES | Perform the last round of an AES encryption flow, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128. |
| VEX.NDS.128.66.0F38.WIG DD /г VAESENCLAST xmm1, xmm2, xmm3/m128 | B | V/V | Both AES and AVX flags | Perform the last round of an AES encryption flow, operating on a 128-bit data (state) from $x m m 2$ with a 128 bit round key from xmm3/m128; store the result in $\mathrm{xmm1}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

This instruction performs the last round of an AES encryption flow using a round key from the second source operand, operating on 128-bit data (state) from the first source operand, and store the result in the destination operand.
128-bit Legacy SSE version: The first source operand and the destination operand are the same and must be an XMM register. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

## AESENCLAST

STATE $\leftarrow$ SRC1;
RoundKey $\leftarrow$ SRC2;

STATE $\leftarrow$ ShiftRows( STATE );
STATE $\leftarrow$ SubBytes( STATE );
DEST[127:0] $\leftarrow$ STATE XOR RoundKey;
DEST[VLMAX-1:128] (Unmodified)
VAESENCLAST
STATE $\leftarrow$ SRC1;
RoundKey $\leftarrow$ SRC2;
STATE $\leftarrow$ ShiftRows( STATE );
STATE $\leftarrow$ SubBytes( STATE );
DEST[127:0] \& STATE XOR RoundKey;
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
(V)AESENCLAST __m128i _mm_aesenclast (__m128i, __m128i)

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 4.

## AESIMC-Perform the AES InvMixColumn Transformation

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 DB /r AESIMC xmm1, xmm2/m128 | A | V/V | AES | Perform the InvMixColumn transformation on a 128-bit round key from $x m m 2 / m 128$ and store the result in xmm 1 . |
| VEX.128.66.0F38.WIG DB / VAESIMC $x m m 1, x m m 2 / m 128$ | A | V/V | Both AES and AVX flags | Perform the InvMixColumn transformation on a 128-bit round key from $x m m 2 / m 128$ and store the result in xmm 1 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Perform the InvMixColumns transformation on the source operand and store the result in the destination operand. The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location.

Note: the AESIMC instruction should be applied to the expanded AES round keys (except for the first and last round key) in order to prepare them for decryption using the "Equivalent Inverse Cipher" (defined in FIPS 197).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

## Operation

## AESIMC

DEST[127:0] $\leftarrow$ InvMixColumns( SRC );
DEST[VLMAX-1:128] (Unmodified)

## VAESIMC

DEST[127:0] \& InvMixColumns( SRC );

## DEST[VLMAX-1:128] $\leftarrow 0$;

Intel C/C++ Compiler Intrinsic Equivalent
(V)AESIMC __m128i _mm_aesimc (__m128i)

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.vvvv $!=1111 \mathrm{~B}$.

## AESKEYGENASSIST—AES Round Key Generation Assist

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3A DF / / ib AESKEYGENASSIST xmm1, xmm2/m128, imm8 | A | V/V | AES | Assist in AES round key generation using an 8 bits Round Constant (RCON) specified in the immediate byte, operating on 128 bits of data specified in $x m m 2 / m 128$ and stores the result in $\mathrm{xmm1}$. |
| VEX.128.66.0F3A.WIG DF /г ib VAESKEYGENASSIST xmm1, xmm2/m128, imm8 | A | V/V | Both AES <br> and <br> AVX flags | Assist in AES round key generation using 8 bits Round Constant (RCON) specified in the immediate byte, operating on 128 bits of data specified in $x m m 2 / \mathrm{m} 128$ and stores the result in xmm 1 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |

## Description

Assist in expanding the AES cipher key, by computing steps towards generating a round key for encryption, using 128-bit data specified in the source operand and an 8 -bit round constant specified as an immediate, store the result in the destination operand.
The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location.
128-bit Legacy SSE version:Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

## Operation

## AESKEYGENASSIST

X3[31:0] $\leftarrow$ SRC [127: 96];
X2[31:0] $\leftarrow$ SRC [95: 64];
X1[31:0] $\leftarrow$ SRC [63: 32];
XO[31:0] $\leftarrow$ SRC [31: 0];
RCON[31:0] $\leftarrow$ ZeroExtend(Imm8[7:0]);
DEST[31:0] $\leftarrow$ SubWord(X1);
DEST[63:32 ] $\leftarrow$ RotWord( SubWord(X1) ) XOR RCON;
DEST[95:64] $\leftarrow$ SubWord(X3);
DEST[127:96] $\leftarrow$ RotWord (SubWord(X3) ) XOR RCON;
DEST[VLMAX-1:128] (Unmodified)

## VAESKEYGENASSIST

X3[31:0] $\leftarrow$ SRC [127: 96];
X2[31:0] $\leftarrow$ SRC [95: 64];
X1[31:0] $\leftarrow$ SRC [63: 32];
XO[31:0] $\leftarrow$ SRC [31: 0];
RCON[31:0] $\leftarrow$ ZeroExtend(Imm8[7:0]);
DEST[31:0] $\leftarrow$ SubWord(X1);
DEST[63:32 ] < RotWord( SubWord(X1) ) XOR RCON;
DEST[95:64] $\leqslant$ SubWord(X3);
DEST[127:96] < RotWord( SubWord(X3) ) XOR RCON;
DEST[VLMAX-1:128] $\leftarrow 0$;
Intel C/C++ Compiler Intrinsic Equivalent
(V)AESKEYGENASSIST __m128i _mm_aesimc (__m128i, const int)

## SIMD Floating-Point Exceptions

None
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.vvvv != 1111B.

AND-Logical AND

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64-bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 24 ib | AND AL, imm8 | D | Valid | Valid | AL AND imm8. |
| 25 iw | AND AX, imm16 | D | Valid | Valid | AX AND imm16. |
| 25 id | AND EAX, imm32 | D | Valid | Valid | EAX AND imm32. |
| REX.W + 25 id | AND RAX, imm32 | D | Valid | N.E. | RAX AND imm32 signextended to 64-bits. |
| $80 / 4$ ib | AND r/m8, imm8 | C | Valid | Valid | r/m8 AND imm8. |
| REX + $80 / 4 \mathrm{ib}$ | AND r/m8*, imm8 | C | Valid | N.E. | r/m8 AND imm8. |
| 81 /4 iw | AND r/m16, imm16 | C | Valid | Valid | r/m16 AND imm16. |
| $81 / 4$ id | AND r/m32, imm32 | C | Valid | Valid | r/m32 AND imm32. |
| $\begin{aligned} & \text { REX.W + } 81 / 4 \\ & \text { id } \end{aligned}$ | AND r/m64, imm32 | C | Valid | N.E. | r/m64 AND imm32 sign extended to 64-bits. |
| $83 / 4$ ib | AND r/m16, imm8 | C | Valid | Valid | r/m16 AND imm8 (signextended). |
| $83 / 4$ ib | AND r/m32, imm8 | C | Valid | Valid | r/m32 AND imm8 (signextended). |
| $\begin{aligned} & \text { REX.W + } 83 / 4 \\ & \text { ib } \end{aligned}$ | AND r/m64, imm8 | C | Valid | N.E. | r/m64 AND imm8 (signextended). |
| $20 / 5$ | AND r/m8, r 8 | B | Valid | Valid | r/m8 AND r 8. |
| REX + 20 /r | AND $\mathrm{r} / \mathrm{m} 8^{*},{ }^{\text {c }}{ }^{*}$ | B | Valid | N.E. | r/m64 AND r8 (signextended). |
| $21 / r$ | AND r/m16, r16 | B | Valid | Valid | r/m16 AND r16. |
| $21 / r$ | AND r/m32, r32 | B | Valid | Valid | r/m32 AND r32. |
| REX.W + $21 / r$ | AND r/m64, r64 | B | Valid | N.E. | r/m64 AND r32. |
| $22 / r$ | AND $\mathrm{r} 8, \mathrm{r} / \mathrm{m8}$ | A | Valid | Valid | r8 AND r/m8. |
| REX + $22 / r$ | AND $\mathrm{r} 8^{*}, r / m 8^{*}$ | A | Valid | N.E. | r/m64 AND r8 (signextended). |
| 23 /r | AND r16, r/m16 | A | Valid | Valid | r16 AND r/m16. |
| $23 / r$ | AND r32, r/m32 | A | Valid | Valid | r32 AND r/m32. |
| REX.W + 23 /r | AND r64, r/m64 | A | Valid | N.E. | r64 AND r/m64. |

NOTES:
*In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m $(r, w)$ | ModRM:reg (r) | NA | NA |
| C | ModRM:r/m $(r, w)$ | imm8 | NA | NA |
| D | AL/AX/EAX/RAX | imm8 | NA | NA |

## Description

Performs a bitwise AND operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is set to 1 if both corresponding bits of the first and second operands are 1 ; otherwise, it is set to 0 .

This instruction can be used with a LOCK prefix to allow the it to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ DEST AND SRC;

## Flags Affected

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

## Protected Mode Exceptions

\#GP(0) If the destination operand points to a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
|  | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |

\#UD If the LOCK prefix is used but the destination is not a memory operand.

Real-Address Mode Exceptions

| \#GP | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS | If a memory operand effective address is outside the SS <br> segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory <br> operand. |

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used but the destination is not a memory <br> operand. |

## ANDPD—Bitwise Logical AND of Packed Double-Precision FloatingPoint Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 54 /г ANDPD xmm1, xmm2/m128 | A | V/V | SSE2 | Return the bitwise logical AND of packed doubleprecision floating-point values in $x \mathrm{~mm} 1$ and xmm2/m128. |
| VEX.NDS.128.66.0F.WIG 54 /г VANDPD xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Return the bitwise logical AND of packed doubleprecision floating-point values in xmm 2 and xmm3/mem. |
| VEX.NDS.256.66.0F.WIG 54 /г VANDPD ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Return the bitwise logical AND of packed doubleprecision floating-point values in ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical AND of the two packed double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

## ANDPD (128-bit Legacy SSE version)

DEST[63:0] $\leftarrow$ DEST[63:0] BITWISE AND SRC[63:0]
DEST[127:64] < DEST[127:64] BITWISE AND SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)
VANDPD (VEX. 128 encoded version)
DEST[63:0] $\leftarrow$ SRC1[63:0] BITWISE AND SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64] BITWISE AND SRC2[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

## VANDPD (VEX. 256 encoded version)

DEST[63:0] < SRC1[63:0] BITWISE AND SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64] BITWISE AND SRC2[127:64]
DEST[191:128] \& SRC1[191:128] BITWISE AND SRC2[191:128]
DEST[255:192] \& SRC1[255:192] BITWISE AND SRC2[255:192]

Intel C/C++ Compiler Intrinsic Equivalent
ANDPD __m128d _mm_and_pd(__m128d a, __m128d b)
VANDPD __m256d _mm256_and_pd (__m256d a, __m256d b)

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4.

## ANDPS—Bitwise Logical AND of Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 54 / <br> ANDPS xmm1, xmm2/m128 | A | V/V | SSE | Bitwise logical AND of $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.0F.WIG 54 /г VANDPS $x m m 1, x m m 2, x m m 3 / m 128$ | B | V/V | AVX | Return the bitwise logical AND of packed singleprecision floating-point values in xmm 2 and xmm3/mem. |
| VEX.NDS.256.0F.WIG 54 /г VANDPS ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Return the bitwise logical AND of packed singleprecision floating-point values in $y \mathrm{~mm} 2$ and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical AND of the four or eight packed single-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
ANDPS (128-bit Legacy SSE version)
DEST[31:0] < DEST[31:0] BITWISE AND SRC[31:0]
DEST[63:32] < DEST[63:32] BITWISE AND SRC[63:32]
DEST[95:64] < DEST[95:64] BITWISE AND SRC[95:64]
DEST[127:96] < DEST[127:96] BITWISE AND SRC[127:96]
DEST[VLMAX-1:128] (Unmodified)
```


## VANDPS (VEX. 128 encoded version)

DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE AND SRC2[31:0] DEST[63:32] $\leftarrow$ SRC1[63:32] BITWISE AND SRC2[63:32] DEST[95:64] < SRC1[95:64] BITWISE AND SRC2[95:64] DEST[127:96] $\leqslant$ SRC1[127:96] BITWISE AND SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$

## VANDPS (VEX. 256 encoded version)

DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE AND SRC2[31:0] DEST[63:32] $\leftarrow$ SRC1[63:32] BITWISE AND SRC2[63:32]
DEST[95:64] < SRC1[95:64] BITWISE AND SRC2[95:64]
DEST[127:96] $\leqslant$ SRC1[127:96] BITWISE AND SRC2[127:96]
DEST[159:128] $\leftarrow$ SRC1[159:128] BITWISE AND SRC2[159:128]
DEST[191:160] $\leftarrow ~ S R C 1[191: 160] ~ B I T W I S E ~ A N D ~ S R C 2[191: 160] ~] ~$
DEST[223:192] \& SRC1[223:192] BITWISE AND SRC2[223:192]
DEST[255:224] $\leftarrow$ SRC1[255:224] BITWISE AND SRC2[255:224].

## Intel C/C++ Compiler Intrinsic Equivalent

ANDPS __m128 _mm_and_ps(__m128 a, __m128 b)
VANDPS __m256 _mm256_and_ps (__m256 a, __m256 b)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4.

## ANDNPD—Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 55 / <br> ANDNPD xmm1, xmm2/m128 | A | V/V | SSE2 | Bitwise logical AND NOT of $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.66.0F.WIG 55 /г VANDNPD xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Return the bitwise logical AND NOT of packed doubleprecision floating-point values in $\mathrm{xmm2}$ and xmm3/mem. |
| VEX.NDS.256.66.0F.WIG 55/r VANDNPD ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Return the bitwise logical AND NOT of packed doubleprecision floating-point values in ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical AND NOT of the two or four packed double-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
ANDNPD (128-bit Legacy SSE version)
DEST[63:0] < (NOT(DEST[63:0])) BITWISE AND SRC[63:0]
DEST[127:64] < (NOT(DEST[127:64])) BITWISE AND SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)
```

VANDNPD (VEX. 128 encoded version)
DEST[63:0] \& (NOT(SRC1[63:0])) BITWISE AND SRC2[63:0]
DEST[127:64] < (NOT(SRC1[127:64])) BITWISE AND SRC2[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
VANDNPD (VEX. 256 encoded version)
DEST[63:0] $\leftarrow($ NOT(SRC1[63:0])) BITWISE AND SRC2[63:0]
DEST[127:64] $\leftarrow($ NOT(SRC1[127:64])) BITWISE AND SRC2[127:64]
DEST[191:128] < (NOT(SRC1[191:128])) BITWISE AND SRC2[191:128]
DEST[255:192] $\leftarrow(N O T(S R C 1[255: 192]))$ BITWISE AND SRC2[255:192]
Intel C/C++ Compiler Intrinsic Equivalent
ANDNPD __m128d _mm_andnot_pd(__m128d a, __m128d b)
VANDNPD __m256d _mm256_andnot_pd (__m256d a, __m256d b)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4.

## ANDNPS—Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 55 /r <br> ANDNPS xmm1, xmm2/m128 | A | V/V | SSE | Bitwise logical AND NOT of $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.0F.WIG 55 /г VANDNPS xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Return the bitwise logical AND NOT of packed singleprecision floating-point values in xmm 2 and xmm3/mem. |
| VEX.NDS.256.0F.WIG 55 /r <br> VANDNPS ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Return the bitwise logical AND NOT of packed singleprecision floating-point values in ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Inverts the bits of the four packed single-precision floating-point values in the destination operand (first operand), performs a bitwise logical AND of the four packed single-precision floating-point values in the source operand (second operand) and the temporary inverted result, and stores the result in the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
ANDNPS (128-bit Legacy SSE version)
DEST[31:0] < (NOT(DEST[31:0])) BITWISE AND SRC[31:0]
DEST[63:32] < (NOT(DEST[63:32])) BITWISE AND SRC[63:32]
DEST[95:64] < (NOT(DEST[95:64])) BITWISE AND SRC[95:64]
DEST[127:96] < (NOT(DEST[127:96])) BITWISE AND SRC[127:96]
DEST[VLMAX-1:128] (Unmodified)
```

VANDNPS (VEX. 128 encoded version)
DEST[31:0] ↔ (NOT(SRC1[31:0])) BITWISE AND SRC2[31:0]
DEST[63:32] $\leftarrow(N O T(S R C 1[63: 32]))$ BITWISE AND SRC2[63:32]
DEST[95:64] $\leftarrow(N O T(S R C 1[95: 64]))$ BITWISE AND SRC2[95:64]
DEST[127:96] $\leftarrow(N O T(S R C 1[127: 96]))$ BITWISE AND SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$
VANDNPS (VEX. 256 encoded version)
DEST[31:0] < (NOT(SRC1[31:0])) BITWISE AND SRC2[31:0]
DEST[63:32] $\leftarrow(N O T(S R C 1[63: 32]))$ BITWISE AND SRC2[63:32]
DEST[95:64] < (NOT(SRC1[95:64])) BITWISE AND SRC2[95:64]
DEST[127:96] ↔ (NOT(SRC1[127:96])) BITWISE AND SRC2[127:96]
DEST[159:128] $\leftarrow(N O T(S R C 1[159: 128]))$ BITWISE AND SRC2[159:128]
DEST[191:160] $\leftarrow(N O T(S R C 1[191: 160]))$ BITWISE AND SRC2[191:160]
DEST[223:192] $\leftarrow(N O T(S R C 1[223: 192]))$ BITWISE AND SRC2[223:192]
DEST[255:224] $\leftarrow($ NOT(SRC1[255:224])) BITWISE AND SRC2[255:224].
Intel C/C++ Compiler Intrinsic Equivalent
ANDNPS __m128 _mm_andnot_ps(__m128 a, __m128 b)
VANDNPS __m256 _mm256_andnot_ps (__m256 a, __m256 b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4.

## ARPL—Adjust RPL Field of Segment Selector

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode <br> $63 / r$ | ARPL r/m16, r16 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| A | N. E. | Valid | Description <br> Adjust RPL of $r / m 16$ to not <br> less than RPL of $r 16$. |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Compares the RPL fields of two segment selectors. The first operand (the destination operand) contains one segment selector and the second operand (source operand) contains the other. (The RPL field is located in bits 0 and 1 of each operand.) If the RPL field of the destination operand is less than the RPL field of the source operand, the ZF flag is set and the RPL field of the destination operand is increased to match that of the source operand. Otherwise, the ZF flag is cleared and no change is made to the destination operand. (The destination operand can be a word register or a memory location; the source operand must be a word register.)

The ARPL instruction is provided for use by operating-system procedures (however, it can also be used by applications). It is generally used to adjust the RPL of a segment selector that has been passed to the operating system by an application program to match the privilege level of the application program. Here the segment selector passed to the operating system is placed in the destination operand and segment selector for the application program's code segment is placed in the source operand. (The RPL field in the source operand represents the privilege level of the application program.) Execution of the ARPL instruction then ensures that the RPL of the segment selector received by the operating system is no lower (does not have a higher privilege) than the privilege level of the application program (the segment selector for the application program's code segment can be read from the stack following a procedure call).
This instruction executes as described in compatibility mode and legacy mode. It is not encodable in 64-bit mode.
See "Checking Caller Access Privileges" in Chapter 3, "Protected-Mode Memory Management," of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for more information about the use of this instruction.

## Operation

```
IF 64-BIT MODE
    THEN
        See MOVSXD;
    ELSE
        IF DEST[RPL) < SRC[RPL)
            THEN
                \(\mathrm{ZF} \leftarrow 1\);
                DEST[RPL) \(\leftarrow S R C[R P L) ;\)
            ELSE
                ZF \(\leftarrow 0 ;\)
        Fl;
```

FI;

## Flags Affected

The ZF flag is set to 1 if the RPL field of the destination operand is less than that of the source operand; otherwise, it is set to 0 .

Protected Mode Exceptions
\#GP(0) If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#UD The ARPL instruction is not recognized in real-address mode. If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#UD
The ARPL instruction is not recognized in virtual-8086 mode. If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Not applicable.

## BLENDPD - Blend Packed Double Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3A OD / r ib BLENDPD xmm1, xmm2/m128, imm8 | A | V/V | SSE4_1 | Select packed DP-FP values from $x m m 1$ and xmm2/m128 from mask specified in imm8 and store the values into $x m m 1$. |
| VEX.NDS.128.66.0F3A.WIG OD /r ib VBLENDPD xmm1, xmm2, xmm3/m128, imm8 | B | V/V | AVX | Select packed doubleprecision floating-point Values from xmm2 and xmm3/m128 from mask in imm8 and store the values in xmm 1 . |
| VEX.NDS.256.66.0F3A.WIG OD / г ib VBLENDPD ymm1, ymm2, ymm3/m256, imm8 | B | V/V | AVX | Select packed doubleprecision floating-point Values from ymm2 and ymm3/m256 from mask in imm8 and store the values in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg ( $\Gamma, w)$ | ModRM:г/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8[3:0] |

## Description

Double-precision floating-point values from the second source operand (third operand) are conditionally merged with values from the first source operand (second operand) and written to the destination operand (first operand). The immediate bits [3:0] determine whether the corresponding double-precision floating-point value in the destination is copied from the second source or first source. If a bit in the mask, corresponding to a word, is "1", then the double-precision floating-point value in the second source operand is copied, else the value in the first source operand is copied.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination
operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

## BLENDPD (128-bit Legacy SSE version)

IF (IMM8[0] = 0)THEN DEST[63:0] $\leftarrow \operatorname{DEST[63:0]~}$
ELSE DEST [63:0] $\leftarrow$ SRC[63:0] FI
IF (IMM8[1] = 0) THEN DEST[127:64] $\leftarrow$ DEST[127:64]
ELSE DEST [127:64] $\leftarrow$ SRC[127:64] FI
DEST[VLMAX-1:128] (Unmodified)
VBLENDPD (VEX. 128 encoded version)
IF (IMM8[0] = 0)THEN DEST[63:0] $\leftarrow$ SRC1[63:0]
ELSE DEST [63:0] ↔ SRC2[63:0] FI
IF (IMM8[1] = 0) THEN DEST[127:64] $\leftarrow$ SRC1[127:64]
ELSE DEST [127:64] $\leqslant$ SRC2[127:64] FI
DEST[VLMAX-1:128] $\leftarrow 0$
VBLENDPD (VEX. 256 encoded version)
IF (IMM8[0] = 0)THEN DEST[63:0] $\leftarrow$ SRC1[63:0]
ELSE DEST [63:0] $\leqslant$ SRC2[63:0] FI
IF (IMM8[1] = 0) THEN DEST[127:64] $\leftarrow$ SRC1[127:64]
ELSE DEST [127:64] $\leftarrow$ SRC2[127:64] FI
IF (IMM8[2] = 0) THEN DEST[191:128] $\leftarrow$ SRC1[191:128]
ELSE DEST [191:128] $\leftarrow$ SRC2[191:128] FI
IF (IMM8[3] = 0) THEN DEST[255:192] $\leftarrow$ SRC1[255:192]
ELSE DEST [255:192] $\leqslant$ SRC2[255:192] FI

## Intel C/C++ Compiler Intrinsic Equivalent

BLENDPD __m128d _mm_blend_pd (__m128d v1, __m128d v2, const int mask);
VBLENDPD __m256d _mm256_blend_pd (__m256d a, __m256d b, const int mask);

## SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4.

## BLENDPS - Blend Packed Single Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A OC / $/ \mathrm{ib}$ BLENDPS xmm1, xmm2/m128, imm8 | A | V/V | SSE4_1 | Select packed single precision floating-point values from $x m m 1$ and xmm2/m128 from mask specified in imm8 and store the values into $x m m 1$. |
| VEX.NDS.128.66.0F3A.WIG OC/rib VBLENDPS $x m m 1, x m m 2$, xmm3/m128, imm8 | B | V/V | AVX | Select packed singleprecision floating-point values from $\mathrm{xmm2}$ and xmm3/m128 from mask in imm8 and store the values in xmm 1 . |
| VEX.NDS.256.66.0F3A.WIG OC/rib VBLENDPS ymm1, ymm2, ymm3/m256, imm8 | B | V/V | AVX | Select packed singleprecision floating-point values from ymm2 and ymm3/m256 from mask in imm8 and store the values in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg ( $\Gamma, w)$ | ModRM:r/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8 |

## Description

Packed single-precision floating-point values from the second source operand (third operand) are conditionally merged with values from the first source operand (second operand) and written to the destination operand (first operand). The immediate bits [7:0] determine whether the corresponding single precision floating-point value in the destination is copied from the second source or first source. If a bit in the mask, corresponding to a word, is "1", then the single-precision floating-point value in the second source operand is copied, else the value in the first source operand is copied.
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: The first source operand an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination
operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

## BLENDPS (128-bit Legacy SSE version)

IF (IMM8[0] = 0) THEN DEST[31:0] <DEST[31:0]
ELSE DEST [31:0] $\leftarrow$ SRC[31:0] FI
IF (IMM8[1] = 0) THEN DEST[63:32] $\leftarrow$ DEST[63:32]
ELSE DEST [63:32] $\leftarrow$ SRC[63:32] FI
IF (IMM8[2] = 0) THEN DEST[95:64] $\leftarrow$ DEST[95:64]
ELSE DEST [95:64] $\leftarrow$ SRC[95:64] FI
IF (IMM8[3] = 0) THEN DEST[127:96] $\leftarrow$ DEST[127:96]
ELSE DEST [127:96] \& SRC[127:96] FI
DEST[VLMAX-1:128] (Unmodified)

## VBLENDPS (VEX. 128 encoded version)

IF (IMM8[0] = 0) THEN DEST[31:0] < SRC1[31:0] ELSE DEST [31:0] $\leftarrow$ SRC2[31:0] FI
IF (IMM8[1] = 0) THEN DEST[63:32] $\leftarrow \operatorname{SRC1}[63: 32]$ ELSE DEST [63:32] $\leftarrow$ SRC2[63:32] FI
IF (IMM8[2] = 0) THEN DEST[95:64] $\leftarrow$ SRC1[95:64] ELSE DEST [95:64] $\leftarrow$ SRC2[95:64] FI
IF (IMM8[3] = 0) THEN DEST[127:96] $\leftarrow$ SRC1[127:96] ELSE DEST [127:96] $\leftarrow$ SRC2[127:96] FI
DEST[VLMAX-1:128] $\leftarrow 0$

## VBLENDPS (VEX. 256 encoded version)

IF (IMM8[0] = 0) THEN DEST[31:0] < SRC1[31:0] ELSE DEST [31:0] $\leqslant$ SRC2[31:0] FI
IF (IMM8[1] = 0) THEN DEST[63:32] $\leftarrow \operatorname{SRC1}[63: 32]$ ELSE DEST [63:32] $\leftarrow$ SRC2[63:32] FI
IF (IMM8[2] = 0) THEN DEST[95:64] $\leftarrow \operatorname{SRC1}$ [95:64] ELSE DEST [95:64] $\leftarrow$ SRC2[95:64] FI
IF (IMM8[3] = 0) THEN DEST[127:96] $\leftarrow$ SRC1[127:96] ELSE DEST [127:96] $\leqslant$ SRC2[127:96] FI
IF (IMM8[4] = 0) THEN DEST[159:128] $\leftarrow$ SRC1[159:128] ELSE DEST [159:128] $\leftarrow$ SRC2[159:128] FI
IF (IMM8[5] = 0) THEN DEST[191:160] \& SRC1[191:160] ELSE DEST [191:160] $\leftarrow$ SRC2[191:160] FI

IF (IMM8[6] = 0) THEN DEST[223:192] $\leqslant$ SRC1[223:192]
ELSE DEST [223:192] \& SRC2[223:192] FI
IF (IMM8[7] = 0) THEN DEST[255:224] $\leftarrow$ SRC1[255:224]
ELSE DEST [255:224] $\leqslant$ SRC2[255:224] FI.
Intel C/C++ Compiler Intrinsic Equivalent
BLENDPS __m128 _mm_blend_ps (__m128 v1, __m128 v2, const int mask);
VBLENDPS __m256 _mm256_blend_ps (__m256 a, __m256 b, const int mask);
SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 4.

BLENDVPD - Variable Blend Packed Double Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3815 /г <br> BLENDVPD xmm1, xmm2/m128, <XMMO> | A | V/V | SSE4_1 | Select packed DP FP values from $x m m 1$ and $x m m 2$ from mask specified in XMMO and store the values in xmm1. |
| VEX.NDS.128.66.0F3A.W0 4B/r /is4 VBLENDVPD xmm1, xmm2, xmm3/m128, xmm4 | B | V/V | AVX | Conditionally copy doubleprecision floating-point values from $\mathrm{xmm2}$ or xmm3/m128 to xmm1, based on mask bits in the mask operand, xmm4. |
| VEX.NDS.256.66.0F3A.WO 4B/r/is4 VBLENDVPD ymm1, ymm2, ymm3/m256, ymm4 | B | V/V | AVX | Conditionally copy doubleprecision floating-point values from ymm2 or ymm3/m256 to ymm1, based on mask bits in the mask operand, ymm4. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | implicit XMMO | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8[7:4] |

## Description

Conditionally copy each quadword data element of double-precision floating-point value from the second source operand and the first source operand depending on mask bits defined in the mask register operand. The mask bits are the most significant bit in each quadword element of the mask register.
Each quadword element of the destination operand is copied from:

- the corresponding quadword element in the second source operand, If a mask bit is " 1 "; or
- the corresponding quadword element in the first source operand, If a mask bit is "0"

The register assignment of the implicit mask operand for BLENDVPD is defined to be the architectural register XMMO.

128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined to be the architectural register XMMO. An attempt to execute BLENDVPD with a VEX prefix will cause \#UD.

VEX. 128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand is an XMM register or 128-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. The upper bits (VLMAX-1:128) of the corresponding YMM register (destination register) are zeroed. VEX.W must be 0 , otherwise, the instruction will \#UD.

VEX. 256 encoded version: The first source operand and destination operand are YMM registers. The second source operand can be a YMM register or a 256-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. VEX.W must be 0, otherwise, the instruction will \#UD.
VBLENDVPD permits the mask to be any XMM or YMM register. In contrast, BLENDVPD treats XMMO implicitly as the mask and do not support non-destructive destination operation.

## Operation

```
BLENDVPD (128-bit Legacy SSE version)
MASK \leftarrow XMMO
IF (MASK[63] = 0) THEN DEST[63:0] < DEST[63:0]
    ELSE DEST [63:0] < SRC[63:0] FI
IF (MASK[127] = 0) THEN DEST[127:64] & DEST[127:64]
    ELSE DEST [127:64] < SRC[127:64] FI
DEST[VLMAX-1:128] (Unmodified)
```


## VBLENDVPD (VEX. 128 encoded version)

```
MASK < SRC3
```

IF (MASK[63] = 0) THEN DEST[63:0] $\leftarrow$ SRC1[63:0]
ELSE DEST [63:0] ↔ SRC2[63:0] FI
IF (MASK[127] = 0) THEN DEST[127:64] $\leftarrow ~ S R C 1[127: 64]$
ELSE DEST [127:64] < SRC2[127:64] FI
DEST[VLMAX-1:128] $\leftarrow 0$
VBLENDVPD (VEX. 256 encoded version)
MASK $\leftarrow$ SRC3
IF (MASK[63] = 0) THEN DEST[63:0] $\leftarrow$ SRC1[63:0]
ELSE DEST [63:0] ↔ SRC2[63:0] FI
IF (MASK[127] = 0) THEN DEST[127:64] $\leftarrow$ SRC1[127:64]
ELSE DEST [127:64] $\leftarrow$ SRC2[127:64] FI

```
IF (MASK[191] = 0) THEN DEST[191:128] < SRC1[191:128]
    ELSE DEST [191:128] < SRC2[191:128] FI
IF (MASK[255] = 0) THEN DEST[255:192] \leftarrow SRC1[255:192]
    ELSE DEST [255:192] < SRC2[255:192] FI
```

Intel C/C++ Compiler Intrinsic Equivalent
BLENDVPD __m128d _mm_blendv_pd(__m128d v1, __m128d v2, __m128d v3);
VBLENDVPD __m128 _mm_blendv_pd (__m128d a, __m128d b, __m128d mask);
VBLENDVPD __m256 _mm256_blendv_pd (__m256d a, __m256d b, __m256d mask);
SIMD Floating-Point Exceptions
None
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.W = 1 .

BLENDVPS - Variable Blend Packed Single Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3814 / <br> BLENDVPS xmm1, xmm2/m128, <XMMO> | A | V/V | SSE4_1 | Select packed single precision floating-point values from $x m m 1$ and xmm2/m128 from mask specified in XMMO and store the values into $x m m 1$. |
| VEX.NDS.128.66.0F3A.WO 4A /r /is4 <br> VBLENDVPS xmm1, xmm2, xmm3/m128, xmm4 | B | V/V | AVX | Conditionally copy singleprecision floating-point values from $\mathrm{xmm2}$ or xmm3/m128 to xmm1, based on mask bits in the specified mask operand, xmm4. |
| VEX.NDS.256.66.0F3A.WO 4A /r /is4 VBLENDVPS ymm1, ymm2, ymm3/m256, ymm4 | B | V/V | AVX | Conditionally copy singleprecision floating-point values from ymm2 or ymm3/m256 to ymm1, based on mask bits in the specified mask register, ymm4. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | implicit XMM0 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8[7:4] |

## Description

Conditionally copy each dword data element of single-precision floating-point value from the second source operand and the first source operand depending on mask bits defined in the mask register operand. The mask bits are the most significant bit in each dword element of the mask register.
Each quadword element of the destination operand is copied from:

- the corresponding dword element in the second source operand, If a mask bit is "1"; or
- the corresponding dword element in the first source operand, If a mask bit is "0"

The register assignment of the implicit mask operand for BLENDVPS is defined to be the architectural register XMM0.
128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined to be the architectural register XMMO. An attempt to execute BLENDVPS with a VEX prefix will cause \#UD.

VEX. 128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand is an XMM register or 128-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. The upper bits (VLMAX-1:128) of the corresponding YMM register (destination register) are zeroed. VEX.W must be 0 , otherwise, the instruction will \#UD.

VEX. 256 encoded version: The first source operand and destination operand are YMM registers. The second source operand can be a YMM register or a 256-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. VEX.W must be 0, otherwise, the instruction will \#UD.
VBLENDVPS permits the mask to be any XMM or YMM register. In contrast, BLENDVPS treats XMM0 implicitly as the mask and do not support non-destructive destination operation.

## Operation

```
BLENDVPS (128-bit Legacy SSE version)
MASK \leftarrowXMMO
IF (MASK[31] = 0) THEN DEST[31:0] & DEST[31:0]
    ELSE DEST [31:0] < SRC[31:0] FI
IF (MASK[63] = 0) THEN DEST[63:32] < DEST[63:32]
    ELSE DEST [63:32] < SRC[63:32] FI
IF (MASK[95] = 0) THEN DEST[95:64] < DEST[95:64]
    ELSE DEST [95:64] < SRC[95:64] FI
IF (MASK[127] = 0) THEN DEST[127:96] & DEST[127:96]
        ELSE DEST [127:96] < SRC[127:96] FI
DEST[VLMAX-1:128] (Unmodified)
VBLENDVPS (VEX. }128\mathrm{ encoded version)
MASK < SRC3
IF (MASK[31] = 0) THEN DEST[31:0] < SRC1[31:0]
    ELSE DEST [31:0] < SRC2[31:0] FI
IF (MASK[63] = 0) THEN DEST[63:32] < SRC1[63:32]
        ELSE DEST [63:32] < SRC2[63:32] FI
IF (MASK[95] = 0) THEN DEST[95:64] < SRC1[95:64]
        ELSE DEST [95:64] < SRC2[95:64] FI
```

IF (MASK[127] = 0) THEN DEST[127:96] $\leftarrow$ SRC1[127:96]
ELSE DEST [127:96] $\leftarrow$ SRC2[127:96] FI
DEST[VLMAX-1:128] $\leftarrow 0$

## VBLENDVPS (VEX. 256 encoded version)

MASK $\leftarrow$ SRC3
IF (MASK[31] = 0) THEN DEST[31:0] $\leftarrow \operatorname{SRC1}[31: 0]$
ELSE DEST [31:0] $\leftarrow$ SRC2[31:0] FI
IF (MASK[63] = 0) THEN DEST[63:32] $\leftarrow$ SRC1[63:32]
ELSE DEST [63:32] ↔ SRC2[63:32] FI
IF (MASK[95] = 0) THEN DEST[95:64] $\leftarrow$ SRC1[95:64]
ELSE DEST [95:64] $\leftarrow$ SRC2[95:64] FI
IF (MASK[127] = 0) THEN DEST[127:96] < SRC1[127:96]
ELSE DEST [127:96] $\leftarrow$ SRC2[127:96] FI
IF (MASK[159] = 0) THEN DEST[159:128] $\leftarrow \operatorname{SRC1}[159: 128]$
ELSE DEST [159:128] $\leqslant$ SRC2[159:128] FI
IF (MASK[191] = 0) THEN DEST[191:160] $\leftarrow \operatorname{SRC1}[191: 160]$
ELSE DEST [191:160] < SRC2[191:160] FI
IF (MASK[223] = 0) THEN DEST[223:192] ↔ SRC1[223:192]
ELSE DEST [223:192] $\leqslant$ SRC2[223:192] FI
IF (MASK[255] = 0) THEN DEST[255:224] $\leqslant$ SRC1[255:224]
ELSE DEST [255:224] $\leftarrow$ SRC2[255:224] FI

Intel C/C++ Compiler Intrinsic Equivalent
BLENDVPS __m128 _mm_blendv_ps(__m128 v1, __m128 v2, __m128 v3);
VBLENDVPS __m128 _mm_blendv_ps (__m128 a, __m128 b, __m128 mask);
VBLENDVPS __m256 _mm256_blendv_ps (__m256 a, __m256 b, __m256 mask);

## SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX. $W=1$.

## BOUND-Check Array Index Against Bounds

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $62 / r$ | $\begin{aligned} & \text { BOUND r16, } \\ & \text { m16\&16 } \end{aligned}$ | A | Invalid | Valid | Check if r16 (array index) is within bounds specified by m16\&16. |
| $62 / r$ | $\begin{aligned} & \text { BOUND r32, } \\ & \text { m32\&32 } \end{aligned}$ | A | Invalid | Valid | Check if r32 (array index) is within bounds specified by m16\&16. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r) | ModRM:r/m (r) | NA | NA |

## Description

BOUND determines if the first operand (array index) is within the bounds of an array specified the second operand (bounds operand). The array index is a signed integer located in a register. The bounds operand is a memory location that contains a pair of signed doubleword-integers (when the operand-size attribute is 32 ) or a pair of signed word-integers (when the operand-size attribute is 16). The first doubleword (or word) is the lower bound of the array and the second doubleword (or word) is the upper bound of the array. The array index must be greater than or equal to the lower bound and less than or equal to the upper bound plus the operand size in bytes. If the index is not within bounds, a BOUND range exceeded exception (\#BR) is signaled. When this exception is generated, the saved return instruction pointer points to the BOUND instruction.

The bounds limit data structure (two words or doublewords containing the lower and upper limits of the array) is usually placed just before the array itself, making the limits addressable via a constant offset from the beginning of the array. Because the address of the array already will be present in a register, this practice avoids extra bus cycles to obtain the effective address of the array bounds.
This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.

## Operation

```
IF 64bit Mode
    THEN
        #UD;
        ELSE
        IF (ArrayIndex < LowerBound OR ArrayIndex > UpperBound)
    (* Below lower bound or above upper bound *)
```

THEN \#BR; FI;
Fl ;
Flags Affected
None.

Protected Mode Exceptions
\#BR If the bounds test fails.
\#UD If second operand is not a memory location.
If the LOCK prefix is used.
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |

Real-Address Mode Exceptions
\#BR If the bounds test fails.
\#UD If second operand is not a memory location.
If the LOCK prefix is used.
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

| \#BR | If the bounds test fails. |
| :--- | :--- |
| \#UD | If second operand is not a memory location. <br> If the LOCK prefix is used. |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made. |  |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#UD If in 64-bit mode.

BSF-Bit Scan Forward

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF BC $/ r$ | BSF $r 16, r / m 16$ | A | Valid | Valid | Bit scan forward on $r / m 16$. |
| OF BC $/ r$ | BSF r32, r/m32 | A | Valid | Valid | Bit scan forward on $r / m 32$. |
| REX.W + OF BC | BSF r64, r/m64 | A | Valid | N.E. | Bit scan forward on $r / m 64$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Searches the source operand (second operand) for the least significant set bit (1 bit). If a least significant 1 bit is found, its bit index is stored in the destination operand (first operand). The source operand can be a register or a memory location; the destination operand is a register. The bit index is an unsigned offset from bit 0 of the source operand. If the content of the source operand is 0 , the content of the destination operand is undefined.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

```
IF SRC = 0
    THEN
        ZF}\leftarrow1
        DEST is undefined;
    ELSE
        ZF}\leftarrow0
        temp \leftarrow0;
        WHILE Bit(SRC, temp) = 0
        DO
        temp }\leftarrow\mathrm{ temp + 1;
        DEST \leftarrow temp;
    OD;
FI;
```


## Flags Affected

The ZF flag is set to 1 if all the source operand is 0 ; otherwise, the ZF flag is cleared. The CF, OF, SF, AF, and PF, flags are undefined.

| Protected Mode Exceptions |  |
| :--- | :--- |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. <br> If the DS, ES, FS, or GS register contains a NULL segment <br> selector. |
| If a memory operand effective address is outside the SS |  |
| \#SS(0) | segment limit. <br> If a page fault occurs. |
| \#PF(fault-code) |  |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |

\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## BSR-Bit Scan Reverse

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF BD $/ r$ | BSR $r 16, r / m 16$ | A | Valid | Valid | Bit scan reverse on $r / m 16$. |
| OF BD $/ r$ | BSR $r 32, r / m 32$ | A | Valid | Valid | Bit scan reverse on $r / m 32$. |
| REX.W + OF BD | BSR $r 64, r / m 64$ | A | Valid | N.E. | Bit scan reverse on r/m64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Searches the source operand (second operand) for the most significant set bit (1 bit). If a most significant 1 bit is found, its bit index is stored in the destination operand (first operand). The source operand can be a register or a memory location; the destination operand is a register. The bit index is an unsigned offset from bit 0 of the source operand. If the content source operand is 0 , the content of the destination operand is undefined.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

IF SRC $=0$
THEN
$\mathrm{ZF} \leftarrow 1 ;$
DEST is undefined;
ELSE
ZF $\leftarrow 0 ;$
temp $\leftarrow$ OperandSize - 1;
WHILE Bit(SRC, temp) $=0$
DO
temp $\leftarrow$ temp - 1;
DEST $\leftarrow$ temp;
OD;
FI;

## Flags Affected

The ZF flag is set to 1 if all the source operand is 0 ; otherwise, the ZF flag is cleared. The CF, OF, SF, AF, and PF, flags are undefined.

| Protected Mode Exceptions |  |
| :--- | :--- |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| If the DS, ES, FS, or GS register contains a NULL segment |  |

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

| \#SS | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#UD | If the LOCK prefix is used. |

## Virtual-8086 Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |

\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

BSWAP-Byte Swap

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF C8 + rd | BSWAP r32 | A | Valid* | Valid | Reverses the byte order of <br> a 32-bit register. |
| REX.W + OF <br> C8 + Cd | BSWAP r64 | A | Valid | N.E. | Reverses the byte order of <br> a 64-bit register. |

NOTES:

* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | reg $(r, w)$ | NA | NA | NA |

## Description

Reverses the byte order of a 32-bit or 64-bit (destination) register. This instruction is provided for converting little-endian values to big-endian format and vice versa. To swap bytes in a word value (16-bit register), use the XCHG instruction. When the BSWAP instruction references a 16-bit register, the result is undefined.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## IA-32 Architecture Legacy Compatibility

The BSWAP instruction is not supported on IA-32 processors earlier than the Intel $486^{\text {TM }}$ processor family. For compatibility with this instruction, software should include functionally equivalent code for execution on Intel processors earlier than the Intel486 processor family.

## Operation

TEMP $\leftarrow$ DEST
IF 64-bit mode AND OperandSize $=64$
THEN
DEST[7:0] $\leftarrow$ TEMP[63:56];
DEST[15:8] $\leftarrow$ TEMP[55:48];
DEST[23:16] $\leftarrow$ TEMP[47:40];
DEST[31:24] $\leftarrow$ TEMP[39:32];
DEST[39:32] $\leftarrow$ TEMP[31:24];

```
    DEST[47:40]\leftarrowTEMP[23:16];
    DEST[55:48]\leftarrowTEMP[15:8];
    DEST[63:56]\leftarrow TEMP[7:0];
    ELSE
    DEST[7:0] \leftarrowTEMP[31:24];
    DEST[15:8]\leftarrowTEMP[23:16];
    DEST[23:16]\leftarrowTEMP[15:8];
    DEST[31:24]}\leftarrow TEMP[7:0]
Fl;
```

Flags Affected
None.

Exceptions (All Operating Modes)
\#UD If the LOCK prefix is used.

## BT-Bit Test

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF A3 | BT $r / m 16, ~ r 16$ | A | Valid | Valid | Store selected bit in CF flag. |
| OF A3 | BT $r / m 32, ~ r 32$ | A | Valid | Valid | Store selected bit in CF flag. |
| REX.W + OF A3 | BT $r / m 64, ~ r 64$ | A | Valid | N.E. | Store selected bit in CF flag. |
| OF BA $/ 4$ ib | BT $r / m 16, i m m 8$ | B | Valid | Valid | Store selected bit in CF flag. |
| OF BA $/ 4$ ib | BT $r / m 32, i m m 8$ | B | Valid | Valid | Store selected bit in CF flag. |
| REX.W + OF BA <br> /4 ib | BT $r / m 64, i m m 8$ | B | Valid | N.E. | Store selected bit in CF flag. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (r) | ModRM:reg (r) | NA | NA |
| B | ModRM:r/m (r) | imm8 | NA | NA |

## Description

Selects the bit in a bit string (specified with the first operand, called the bit base) at the bit-position designated by the bit offset (specified by the second operand) and stores the value of the bit in the CF flag. The bit base operand can be a register or a memory location; the bit offset operand can be a register or an immediate value:

- If the bit base operand specifies a register, the instruction takes the modulo 16, 32 , or 64 of the bit offset operand (modulo size depends on the mode and register size; 64-bit operands are available only in 64-bit mode).
- If the bit base operand specifies a memory location, the operand represents the address of the byte in memory that contains the bit base (bit 0 of the specified byte) of the bit string. The range of the bit position that can be referenced by the offset operand depends on the operand size.

See also: Bit(BitBase, BitOffset) on page 3-14.
Some assemblers support immediate bit offsets larger than 31 by using the immediate bit offset field in combination with the displacement field of the memory operand. In this case, the low-order 3 or 5 bits ( 3 for 16 -bit operands, 5 for 32 -bit operands) of the immediate bit offset are stored in the immediate bit offset field, and the high-order bits are shifted and combined with the byte displacement in the addressing mode by the assembler. The processor will ignore the high order bits if they are not zero.
When accessing a bit in memory, the processor may access 4 bytes starting from the memory address for a 32-bit operand size, using by the following relationship:

Effective Address + (4 * (BitOffset DIV 32))
Or, it may access 2 bytes starting from the memory address for a 16-bit operand, using this relationship:

> Effective Address + (2 * (BitOffset DIV 16))

It may do so even when only a single byte needs to be accessed to reach the given bit. When using this bit addressing mechanism, software should avoid referencing areas of memory close to address space holes. In particular, it should avoid references to memory-mapped I/O registers. Instead, software should use the MOV instructions to load from or store to these addresses, and use the register form of these instructions to manipulate the data.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bit operands. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

CF $\leftarrow \operatorname{Bit}$ (BitBase, BitOffset);

## Flags Affected

The CF flag contains the value of the selected bit. The ZF flag is unaffected. The OF, SF, AF, and PF flags are undefined.

| Protected Mode Exceptions |
| :--- |
| \#GP(0) |
| If a memory operand effective address is outside the CS, DS, |
| ES, FS, or GS segment limit. |
| If the DS, ES, FS, or GS register contains a NULL segment |
| selector. |
| If a memory operand effective address is outside the SS |
| segment limit. |


| \#SS(0) |
| :--- | :--- |


| \#PF(fault-code) |
| :--- | :--- |
| \#AC(0) |


| If a page fault occurs. |
| :--- | :--- |
| If alignment checking is enabled and an unaligned memory |
| reference is made while the current privilege level is 3. |

If the LOCK prefix is used.

| Virtual-8086 Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |

## BTC—Bit Test and Complement

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF BB | BTC r/m16, r16 | A | Valid | Valid | Store selected bit in CF flag <br> and complement. |
| REX.W + OF BB | BTC r/m64, r64 | A | Valid | N.E. | Store selected bit in CF flag <br> and complement. <br> Store selected bit in CF flag <br> and complement. |
| OF BA $/ 7 \mathrm{ib}$ | BTC r/m16, imm8 | B | Valid | Valid | Store selected bit in CF flag <br> and complement. |
| OF BA $/ 7$ ib | BTC r/m32, imm8 | B | Valid | Valid | Store selected bit in CF flag <br> and complement. |
| REX.W + OF BA <br> I7 ib | BTC r/m64, imm8 | B | Valid | N.E. | Store selected bit in CF flag <br> and complement. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (r,w) | ModRM:reg (r) | NA | NA |
| B | ModRM:r/m $(r, w)$ | imm8 | NA | NA |

## Description

Selects the bit in a bit string (specified with the first operand, called the bit base) at the bit-position designated by the bit offset operand (second operand), stores the value of the bit in the CF flag, and complements the selected bit in the bit string. The bit base operand can be a register or a memory location; the bit offset operand can be a register or an immediate value:

- If the bit base operand specifies a register, the instruction takes the modulo 16, 32 , or 64 of the bit offset operand (modulo size depends on the mode and register size; 64-bit operands are available only in 64-bit mode). This allows any bit position to be selected.
- If the bit base operand specifies a memory location, the operand represents the address of the byte in memory that contains the bit base (bit 0 of the specified byte) of the bit string. The range of the bit position that can be referenced by the offset operand depends on the operand size.
See also: Bit(BitBase, BitOffset) on page 3-14.
Some assemblers support immediate bit offsets larger than 31 by using the immediate bit offset field in combination with the displacement field of the memory operand. See "BT—Bit Test" in this chapter for more information on this addressing mechanism.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

CF $\leftarrow \operatorname{Bit}$ (BitBase, BitOffset);
Bit(BitBase, BitOffset) $\leftarrow$ NOT Bit(BitBase, BitOffset);

## Flags Affected

The CF flag contains the value of the selected bit before it is complemented. The ZF flag is unaffected. The OF, SF, AF, and PF flags are undefined.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the destination operand points to a non-writable segment. |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |


| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. <br> \#f a page fault occurs. <br> \#PF(fault-code) <br> \#AC(0) |
| :--- | :--- |
| If alignment checking is enabled and an unaligned memory <br> reference is made. <br> If the LOCK prefix is used but the destination is not a memory <br> operand. |  |
| Compatibility Mode Exceptions |  |

BTR-Bit Test and Reset

| Opcode | Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64-bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF B3 | BTR r/m16, r16 | A | Valid | Valid | Store selected bit in CF flag and clear. |
| OF B3 | BTR r/m32, r32 | A | Valid | Valid | Store selected bit in CF flag and clear. |
| REX.W + OF B3 | BTR r/m64, r64 | A | Valid | N.E. | Store selected bit in CF flag and clear. |
| OF BA /6 ib | BTR r/m16, imm8 | B | Valid | Valid | Store selected bit in CF flag and clear. |
| OF BA /6 ib | BTR r/m32, imm8 | B | Valid | Valid | Store selected bit in CF flag and clear. |
| $\begin{aligned} & \text { REX.W + OF BA } \\ & \text { /6 ib } \end{aligned}$ | BTR r/m64, imm8 | B | Valid | N.E. | Store selected bit in CF flag and clear. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m $(r, w)$ | ModRM:reg (r) | NA | NA |
| B | ModRM:r/m $(r, w)$ | imm8 | NA | NA |

## Description

Selects the bit in a bit string (specified with the first operand, called the bit base) at the bit-position designated by the bit offset operand (second operand), stores the value of the bit in the CF flag, and clears the selected bit in the bit string to 0 . The bit base operand can be a register or a memory location; the bit offset operand can be a register or an immediate value:

- If the bit base operand specifies a register, the instruction takes the modulo 16, 32 , or 64 of the bit offset operand (modulo size depends on the mode and register size; 64-bit operands are available only in 64-bit mode). This allows any bit position to be selected.
- If the bit base operand specifies a memory location, the operand represents the address of the byte in memory that contains the bit base (bit 0 of the specified byte) of the bit string. The range of the bit position that can be referenced by the offset operand depends on the operand size.
See also: Bit(BitBase, BitOffset) on page 3-14.
Some assemblers support immediate bit offsets larger than 31 by using the immediate bit offset field in combination with the displacement field of the memory operand. See "BT—Bit Test" in this chapter for more information on this addressing mechanism.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

CF $\leftarrow \operatorname{Bit}$ (BitBase, BitOffset);
Bit(BitBase, BitOffset) $\leftarrow 0$;

## Flags Affected

The CF flag contains the value of the selected bit before it is cleared. The ZF flag is unaffected. The OF, SF, AF, and PF flags are undefined.

## Protected Mode Exceptions

\#GP(0) If the destination operand points to a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used but the destination is not a memory <br> operand. |

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. <br> If a page fault occurs. <br> \#PF(fault-code) <br> \#AC(0) |
| :--- | :--- |
| If alignment checking is enabled and an unaligned memory <br> reference is made. <br> If the LOCK prefix is used but the destination is not a memory <br> operand. |  |
| Compatibility Mode Exceptions |  |

## BTS—Bit Test and Set

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64-bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF AB | BTS r/m16, г16 | A | Valid | Valid | Store selected bit in CF flag and set. |
| OF AB | BTS r/m32, r32 | A | Valid | Valid | Store selected bit in CF flag and set. |
| REX.W + OF AB | BTS r/m64, r64 | A | Valid | N.E. | Store selected bit in CF flag and set. |
| OF BA /5 ib | BTS r/m16, imm8 | B | Valid | Valid | Store selected bit in CF flag and set. |
| OF BA /5 ib | BTS r/m32, imm8 | B | Valid | Valid | Store selected bit in CF flag and set. |
| $\begin{aligned} & \text { REX.W + OF BA } \\ & 15 \mathrm{ib} \end{aligned}$ | BTS r/m64, imm8 | B | Valid | N.E. | Store selected bit in CF flag and set. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (r,w) | ModRM:reg (r) | NA | NA |
| B | ModRM:r/m $(r, w)$ | imm8 | NA | NA |

## Description

Selects the bit in a bit string (specified with the first operand, called the bit base) at the bit-position designated by the bit offset operand (second operand), stores the value of the bit in the CF flag, and sets the selected bit in the bit string to 1 . The bit base operand can be a register or a memory location; the bit offset operand can be a register or an immediate value:

- If the bit base operand specifies a register, the instruction takes the modulo 16, 32 , or 64 of the bit offset operand (modulo size depends on the mode and register size; 64-bit operands are available only in 64-bit mode). This allows any bit position to be selected.
- If the bit base operand specifies a memory location, the operand represents the address of the byte in memory that contains the bit base (bit 0 of the specified byte) of the bit string. The range of the bit position that can be referenced by the offset operand depends on the operand size.
See also: Bit(BitBase, BitOffset) on page 3-14.
Some assemblers support immediate bit offsets larger than 31 by using the immediate bit offset field in combination with the displacement field of the memory operand. See "BT-Bit Test" in this chapter for more information on this addressing mechanism.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

CF $\leftarrow \operatorname{Bit}$ (BitBase, BitOffset);
Bit(BitBase, BitOffset) $\leftarrow 1$;

## Flags Affected

The CF flag contains the value of the selected bit before it is set. The ZF flag is unaffected. The OF, SF, AF, and PF flags are undefined.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the destination operand points to a non-writable segment. |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Virtual-8086 Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |


| \#SS | If a memory operand effective address is outside the SS segment limit. |
| :---: | :---: |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

## CALL-Call Procedure

| Opcode | Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64-bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E8 cw | CALL rel16 | B | N.S. | Valid | Call near, relative, displacement relative to next instruction. |
| E8 cd | CALL rel32 | B | Valid | Valid | Call near, relative, displacement relative to next instruction. 32-bit displacement sign extended to 64-bits in 64-bit mode. |
| FF/2 | CALL r/m16 | B | N.E. | Valid | Call near, absolute indirect, address given in r/m16. |
| FF/2 | CALL r/m32 | B | N.E. | Valid | Call near, absolute indirect, address given in r/m32. |
| FF /2 | CALL r/m64 | B | Valid | N.E. | Call near, absolute indirect, address given in r/m64. |
| 9A cd | CALL ptr16:16 | A | Invalid | Valid | Call far, absolute, address given in operand. |
| 9 Acp | CALL ptr16:32 | A | Invalid | Valid | Call far, absolute, address given in operand. |
| FF/3 | CALL m16:16 | B | Valid | Valid | Call far, absolute indirect address given in m16:16. |
|  |  |  |  |  | In 32-bit mode: if selector points to a gate, then RIP = 32-bit zero extended displacement taken from gate; else RIP = zero extended 16-bit offset from far pointer referenced in the instruction. |
| FF $/ 3$ | CALL m16:32 | B | Valid | Valid | In 64-bit mode: If selector points to a gate, then RIP = 64-bit displacement taken from gate; else RIP = zero extended 32-bit offset from far pointer referenced in the instruction. |


| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| REX.W + FF /3 | CALL m16:64 | B | Valid | N.E. | In 64-bit mode: If selector <br> points to a gate, then RIP $=$ |
|  |  |  |  | 64-bit displacement taken <br> from gate; else RIP = 64-bit <br> offset from far pointer |  |
| referenced in the |  |  |  |  |  |
| instruction. |  |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | Offset | NA | NA | NA |
| B | ModRM: $/ \mathrm{m}(\mathrm{r})$ | NA | NA | NA |

## Description

Saves procedure linking information on the stack and branches to the called procedure specified using the target operand. The target operand specifies the address of the first instruction in the called procedure. The operand can be an immediate value, a general-purpose register, or a memory location.
This instruction can be used to execute four types of calls:

- Near Call - A call to a procedure in the current code segment (the segment currently pointed to by the CS register), sometimes referred to as an intrasegment call.
- Far Call - A call to a procedure located in a different segment than the current code segment, sometimes referred to as an inter-segment call.
- Inter-privilege-level far call - A far call to a procedure in a segment at a different privilege level than that of the currently executing program or procedure.
- Task switch - A call to a procedure located in a different task.

The latter two call types (inter-privilege-level call and task switch) can only be executed in protected mode. See "Calling Procedures Using Call and RET" in Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for additional information on near, far, and inter-privilege-level calls. See Chapter 7, "Task Management," in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for information on performing task switches with the CALL instruction.
Near Call. When executing a near call, the processor pushes the value of the EIP register (which contains the offset of the instruction following the CALL instruction) on the stack (for use later as a return-instruction pointer). The processor then
branches to the address in the current code segment specified by the target operand. The target operand specifies either an absolute offset in the code segment (an offset from the base of the code segment) or a relative offset (a signed displacement relative to the current value of the instruction pointer in the EIP register; this value points to the instruction following the CALL instruction). The CS register is not changed on near calls.
For a near call absolute, an absolute offset is specified indirectly in a general-purpose register or a memory location ( $r / m 16, r / m 32$, or $r / m 64$ ). The operand-size attribute determines the size of the target operand (16, 32 or 64 bits). When in 64 -bit mode, the operand size for near call (and all near branches) is forced to 64-bits. Absolute offsets are loaded directly into the EIP(RIP) register. If the operand size attribute is 16 , the upper two bytes of the EIP register are cleared, resulting in a maximum instruction pointer size of 16 bits. When accessing an absolute offset indirectly using the stack pointer [ESP] as the base register, the base value used is the value of the ESP before the instruction executes.

A relative offset (rel16 or rel32) is generally specified as a label in assembly code. But at the machine code level, it is encoded as a signed, 16 - or 32 -bit immediate value. This value is added to the value in the EIP(RIP) register. In 64-bit mode the relative offset is always a 32-bit immediate value which is sign extended to 64-bits before it is added to the value in the RIP register for the target calculation. As with absolute offsets, the operand-size attribute determines the size of the target operand (16, 32, or 64 bits). In 64 -bit mode the target operand will always be 64 -bits because the operand size is forced to 64-bits for near branches.
Far Calls in Real-Address or Virtual-8086 Mode. When executing a far call in realaddress or virtual-8086 mode, the processor pushes the current value of both the CS and EIP registers on the stack for use as a return-instruction pointer. The processor then performs a "far branch" to the code segment and offset specified with the target operand for the called procedure. The target operand specifies an absolute far address either directly with a pointer (ptr16:16 or ptr16:32) or indirectly with a memory location (m16:16 or m16:32). With the pointer method, the segment and offset of the called procedure is encoded in the instruction using a 4-byte (16-bit operand size) or 6-byte (32-bit operand size) far address immediate. With the indirect method, the target operand specifies a memory location that contains a 4-byte (16-bit operand size) or 6-byte (32-bit operand size) far address. The operand-size attribute determines the size of the offset ( 16 or 32 bits) in the far address. The far address is loaded directly into the CS and EIP registers. If the operand-size attribute is 16 , the upper two bytes of the EIP register are cleared.
Far Calls in Protected Mode. When the processor is operating in protected mode, the CALL instruction can be used to perform the following types of far calls:

- Far call to the same privilege level
- Far call to a different privilege level (inter-privilege level call)
- Task switch (far call to another task)

In protected mode, the processor always uses the segment selector part of the far address to access the corresponding descriptor in the GDT or LDT. The descriptor
type (code segment, call gate, task gate, or TSS) and access rights determine the type of call operation to be performed.
If the selected descriptor is for a code segment, a far call to a code segment at the same privilege level is performed. (If the selected code segment is at a different privilege level and the code segment is non-conforming, a general-protection exception is generated.) A far call to the same privilege level in protected mode is very similar to one carried out in real-address or virtual-8086 mode. The target operand specifies an absolute far address either directly with a pointer (ptr16:16 or ptr16:32) or indirectly with a memory location ( $m 16: 16$ or $m 16: 32$ ). The operand- size attribute determines the size of the offset ( 16 or 32 bits) in the far address. The new code segment selector and its descriptor are loaded into CS register; the offset from the instruction is loaded into the EIP register.

A call gate (described in the next paragraph) can also be used to perform a far call to a code segment at the same privilege level. Using this mechanism provides an extra level of indirection and is the preferred method of making calls between 16-bit and 32-bit code segments.

When executing an inter-privilege-level far call, the code segment for the procedure being called must be accessed through a call gate. The segment selector specified by the target operand identifies the call gate. The target operand can specify the call gate segment selector either directly with a pointer (ptr16:16 or ptr16:32) or indirectly with a memory location ( $m 16: 16$ or $m 16: 32$ ). The processor obtains the segment selector for the new code segment and the new instruction pointer (offset) from the call gate descriptor. (The offset from the target operand is ignored when a call gate is used.)
On inter-privilege-level calls, the processor switches to the stack for the privilege level of the called procedure. The segment selector for the new stack segment is specified in the TSS for the currently running task. The branch to the new code segment occurs after the stack switch. (Note that when using a call gate to perform a far call to a segment at the same privilege level, no stack switch occurs.) On the new stack, the processor pushes the segment selector and stack pointer for the calling procedure's stack, an optional set of parameters from the calling procedures stack, and the segment selector and instruction pointer for the calling procedure's code segment. (A value in the call gate descriptor determines how many parameters to copy to the new stack.) Finally, the processor branches to the address of the procedure being called within the new code segment.
Executing a task switch with the CALL instruction is similar to executing a call through a call gate. The target operand specifies the segment selector of the task gate for the new task activated by the switch (the offset in the target operand is ignored). The task gate in turn points to the TSS for the new task, which contains the segment selectors for the task's code and stack segments. Note that the TSS also contains the EIP value for the next instruction that was to be executed before the calling task was suspended. This instruction pointer value is loaded into the EIP register to re-start the calling task.
The CALL instruction can also specify the segment selector of the TSS directly, which eliminates the indirection of the task gate. See Chapter 7, "Task Management," in the

InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for information on the mechanics of a task switch.

When you execute at task switch with a CALL instruction, the nested task flag (NT) is set in the EFLAGS register and the new TSS's previous task link field is loaded with the old task's TSS selector. Code is expected to suspend this nested task by executing an IRET instruction which, because the NT flag is set, automatically uses the previous task link to return to the calling task. (See "Task Linking" in Chapter 7 of the Intel ${ }^{\circledR}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for information on nested tasks.) Switching tasks with the CALL instruction differs in this regard from JMP instruction. JMP does not set the NT flag and therefore does not expect an IRET instruction to suspend the task.

Mixing 16-Bit and 32-Bit Calls. When making far calls between 16 -bit and 32 -bit code segments, use a call gate. If the far call is from a 32-bit code segment to a 16 -bit code segment, the call should be made from the first 64 KBytes of the 32-bit code segment. This is because the operand-size attribute of the instruction is set to 16 , so only a 16-bit return address offset can be saved. Also, the call should be made using a 16-bit call gate so that 16-bit values can be pushed on the stack. See Chapter 18, "Mixing 16-Bit and 32-Bit Code," in the Inte $\circledR^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A, for more information.

Far Calls in Compatibility Mode. When the processor is operating in compatibility mode, the CALL instruction can be used to perform the following types of far calls:

- Far call to the same privilege level, remaining in compatibility mode
- Far call to the same privilege level, transitioning to 64-bit mode
- Far call to a different privilege level (inter-privilege level call), transitioning to 64bit mode

Note that a CALL instruction can not be used to cause a task switch in compatibility mode since task switches are not supported in IA-32e mode.
In compatibility mode, the processor always uses the segment selector part of the far address to access the corresponding descriptor in the GDT or LDT. The descriptor type (code segment, call gate) and access rights determine the type of call operation to be performed.
If the selected descriptor is for a code segment, a far call to a code segment at the same privilege level is performed. (If the selected code segment is at a different privilege level and the code segment is non-conforming, a general-protection exception is generated.) A far call to the same privilege level in compatibility mode is very similar to one carried out in protected mode. The target operand specifies an absolute far address either directly with a pointer (ptr16:16 or ptr16:32) or indirectly with a memory location ( $m 16: 16$ or $m 16: 32$ ). The operand-size attribute determines the size of the offset ( 16 or 32 bits) in the far address. The new code segment selector and its descriptor are loaded into CS register and the offset from the instruction is loaded into the EIP register. The difference is that 64-bit mode may be entered. This specified by the $L$ bit in the new code segment descriptor.

Note that a 64-bit call gate (described in the next paragraph) can also be used to perform a far call to a code segment at the same privilege level. However, using this mechanism requires that the target code segment descriptor have the $L$ bit set, causing an entry to 64-bit mode.

When executing an inter-privilege-level far call, the code segment for the procedure being called must be accessed through a 64-bit call gate. The segment selector specified by the target operand identifies the call gate. The target operand can specify the call gate segment selector either directly with a pointer (ptr16:16 or ptr16:32) or indirectly with a memory location (m16:16 or m16:32). The processor obtains the segment selector for the new code segment and the new instruction pointer (offset) from the 16 -byte call gate descriptor. (The offset from the target operand is ignored when a call gate is used.)
On inter-privilege-level calls, the processor switches to the stack for the privilege level of the called procedure. The segment selector for the new stack segment is set to NULL. The new stack pointer is specified in the TSS for the currently running task. The branch to the new code segment occurs after the stack switch. (Note that when using a call gate to perform a far call to a segment at the same privilege level, an implicit stack switch occurs as a result of entering 64-bit mode. The SS selector is unchanged, but stack segment accesses use a segment base of $0 \times 0$, the limit is ignored, and the default stack size is 64-bits. The full value of RSP is used for the offset, of which the upper 32-bits are undefined.) On the new stack, the processor pushes the segment selector and stack pointer for the calling procedure's stack and the segment selector and instruction pointer for the calling procedure's code segment. (Parameter copy is not supported in IA-32e mode.) Finally, the processor branches to the address of the procedure being called within the new code segment.
Near/(Far) Calls in 64-bit Mode. When the processor is operating in 64-bit mode, the CALL instruction can be used to perform the following types of far calls:

- Far call to the same privilege level, transitioning to compatibility mode
- Far call to the same privilege level, remaining in 64-bit mode
- Far call to a different privilege level (inter-privilege level call), remaining in 64-bit mode

Note that in this mode the CALL instruction can not be used to cause a task switch in 64-bit mode since task switches are not supported in IA-32e mode.
In 64-bit mode, the processor always uses the segment selector part of the far address to access the corresponding descriptor in the GDT or LDT. The descriptor type (code segment, call gate) and access rights determine the type of call operation to be performed.
If the selected descriptor is for a code segment, a far call to a code segment at the same privilege level is performed. (If the selected code segment is at a different privilege level and the code segment is non-conforming, a general-protection exception is generated.) A far call to the same privilege level in 64-bit mode is very similar to one carried out in compatibility mode. The target operand specifies an absolute far address indirectly with a memory location (m16:16, m16:32 or m16:64). The form of CALL with a direct specification of absolute far address is not defined in 64-bit
mode. The operand-size attribute determines the size of the offset (16, 32, or 64 bits) in the far address. The new code segment selector and its descriptor are loaded into the CS register; the offset from the instruction is loaded into the EIP register. The new code segment may specify entry either into compatibility or 64-bit mode, based on the $L$ bit value.

A 64-bit call gate (described in the next paragraph) can also be used to perform a far call to a code segment at the same privilege level. However, using this mechanism requires that the target code segment descriptor have the $L$ bit set.

When executing an inter-privilege-level far call, the code segment for the procedure being called must be accessed through a 64-bit call gate. The segment selector specified by the target operand identifies the call gate. The target operand can only specify the call gate segment selector indirectly with a memory location (m16:16, $m 16: 32$ or $m 16: 64$ ). The processor obtains the segment selector for the new code segment and the new instruction pointer (offset) from the 16-byte call gate descriptor. (The offset from the target operand is ignored when a call gate is used.)

On inter-privilege-level calls, the processor switches to the stack for the privilege level of the called procedure. The segment selector for the new stack segment is set to NULL. The new stack pointer is specified in the TSS for the currently running task. The branch to the new code segment occurs after the stack switch.

Note that when using a call gate to perform a far call to a segment at the same privilege level, an implicit stack switch occurs as a result of entering 64-bit mode. The SS selector is unchanged, but stack segment accesses use a segment base of 0x0, the limit is ignored, and the default stack size is 64 -bits. (The full value of RSP is used for the offset.) On the new stack, the processor pushes the segment selector and stack pointer for the calling procedure's stack and the segment selector and instruction pointer for the calling procedure's code segment. (Parameter copy is not supported in IA-32e mode.) Finally, the processor branches to the address of the procedure being called within the new code segment.

## Operation

```
IF near call
    THEN IF near relative call
        THEN
            IF OperandSize = 64
            THEN
                tempDEST \leftarrow SignExtend(DEST); (* DEST is rel32 *)
                        tempRIP \leftarrow RIP + tempDEST;
                        IF stack not large enough for a 8-byte return address
                            THEN #SS(0); Fl;
                            Push(RIP);
                        RIP \leftarrow tempRIP;
                Fl;
            IF OperandSize = 32
```


## THEN

tempEIP $\leftarrow$ EIP + DEST; (* DEST is rel32 *)
IF tempEIP is not within code segment limit THEN \#GP(0); FI;
IF stack not large enough for a 4-byte return address
THEN \#SS(0); Fl;
Push(EIP);
EIP $\leftarrow$ tempEIP;
Fl ;
IF OperandSize $=16$
THEN
tempEIP $\leftarrow\left(E I P+\right.$ DEST) AND 0000FFFFF; ( ${ }^{*}$ DEST is rel16 *)
IF tempEIP is not within code segment limit THEN \#GP(0); Fl;
IF stack not large enough for a 2-byte return address
THEN \#SS(0); Fl;
Push(IP);
EIP $\leftarrow$ tempEIP;
FI;
ELSE (* Near absolute call *)
IF OperandSize = 64
THEN
tempRIP $\leftarrow$ DEST; (* DEST is r/m64 *)
IF stack not large enough for a 8-byte return address
THEN \#SS(0); FI;
Push(RIP);
RIP $\leftarrow$ tempRIP;
Fl ;
IF OperandSize = 32
THEN
tempEIP $\leftarrow$ DEST; (* DEST is r/m32 *)
IF tempEIP is not within code segment limit THEN \#GP(0); FI;
IF stack not large enough for a 4-byte return address
THEN \#SS(0); Fl;
Push(EIP);
EIP $\leftarrow$ tempEIP;
FI;
IF OperandSize $=16$
THEN
tempEIP $\leftarrow$ DEST AND 0000FFFFH; (* DEST is r/m16*)
IF tempEIP is not within code segment limit THEN \#GP(0); Fl;
IF stack not large enough for a 2-byte return address
THEN \#SS(0); FI;
Push(IP);
EIP $\leftarrow$ tempEIP;

Fl ;
Fl;rel/abs
Fl; near

If far call and (PE = 0 or ( $\mathrm{PE}=1$ and $\mathrm{VM}=1$ )) (* Real-address or virtual-8086 mode *)
THEN
IF OperandSize $=32$
THEN
IF stack not large enough for a 6-byte return address THEN \#SS(0); Fl;
IF DEST[31:16] is not zero THEN \#GP(0); Fl;
Push(CS); (* Padded with 16 high-order bits *)
Push(EIP);
CS $\leftarrow$ DEST[47:32]; (* DEST is ptr16:32 or [m16:32] *)
EIP $\leftarrow$ DEST[31:0]; (* DEST is ptr16:32 or [m16:32] *)
ELSE (* OperandSize = 16 *)
IF stack not large enough for a 4-byte return address THEN \#SS(0); FI;
Push(CS);
Push(IP);
CS $\leftarrow$ DEST[31:16]; (* DEST is ptr16:16 or [m16:16] *)
EIP $\leftarrow$ DEST[15:0]; (* DEST is ptr16:16 or [m16:16]; clear upper 16 bits *)
Fl ;
FI;

IF far call and ( $\mathrm{PE}=1$ and $\mathrm{VM}=0$ ) (* Protected mode or IA-32e Mode, not virtual-8086 mode*)
THEN
IF segment selector in target operand NULL THEN \#GP(0); FI;
IF segment selector index not within descriptor table limits
THEN \#GP(new code segment selector); FI;
Read type and access rights of selected segment descriptor;
IF IA32_EFER.LMA = 0
THEN
IF segment type is not a conforming or nonconforming code segment, call
gate, task gate, or TSS
THEN \#GP(segment selector); FI;

## ELSE

IF segment type is not a conforming or nonconforming code segment or 64-bit call gate,

THEN \#GP(segment selector); FI;
FI;
Depending on type and access rights:

GO TO CONFORMING-CODE-SEGMENT;
GO TO NONCONFORMING-CODE-SEGMENT;
GO TO CALL-GATE;
GO TO TASK-GATE;
GO TO TASK-STATE-SEGMENT;
Fl ;

CONFORMING-CODE-SEGMENT:
IF L bit = 1 and $D$ bit = 1 and IA32_EFER.LMA = 1
THEN GP(new code segment selector); Fl;
IF DPL > CPL
THEN \#GP(new code segment selector); FI;
IF segment not present
THEN \#NP(new code segment selector); Fl;
IF stack not large enough for return address
THEN \#SS(0); Fl;
tempEIP $\leftarrow$ DEST(Offset);
IF OperandSize $=16$
THEN
tempEIP $\leftarrow$ tempEIP AND 0000FFFFH; Fl; (* Clear upper 16 bits *)
IF (EFER.LMA $=0$ or target mode = Compatibility mode) and (tempEIP outside new code segment limit)

THEN \#GP(0); FI;
IF tempEIP is non-canonical
THEN \#GP(0); FI;
IF OperandSize = 32
THEN
Push(CS); (* Padded with 16 high-order bits *)
Push(EIP);
CS $\leftarrow$ DEST(CodeSegmentSelector);
(* Segment descriptor information also loaded *)
CS(RPL) $\leftarrow$ CPL;
EIP $\leftarrow$ tempEIP;
ELSE
IF OperandSize = 16
THEN
Push(CS);
Push(IP);
CS $\leftarrow$ DEST(CodeSegmentSelector);
(* Segment descriptor information also loaded *)
CS(RPL) $\leftarrow$ CPL;
EIP $\leftarrow$ tempEIP;
ELSE (* OperandSize = 64 *)

Push(CS); (* Padded with 48 high-order bits *)
Push(RIP);
CS $\leftarrow$ DEST(CodeSegmentSelector);
(* Segment descriptor information also loaded *)
CS(RPL) $\leftarrow$ CPL;
RIP $\leftarrow$ tempEIP;
FI;
FI ;
END;

NONCONFORMING-CODE-SEGMENT:
IF L-Bit $=1$ and D-BIT = 1 and IA32_EFER.LMA = 1
THEN GP(new code segment selector); Fl ;
IF (RPL > CPL) or (DPL $\neq \mathrm{CPL}$ )
THEN \#GP(new code segment selector); Fl;
IF segment not present
THEN \#NP(new code segment selector); Fl;
IF stack not large enough for return address
THEN \#SS(0); FI;
tempEIP $\leftarrow$ DEST(Offset);
IF OperandSize = 16
THEN tempEIP $\leftarrow$ tempEIP AND 0000FFFFF; FI; (* Clear upper 16 bits *)
IF (EFER.LMA $=0$ or target mode $=$ Compatibility mode) and (tempEIP outside new code segment limit)

THEN \#GP(0); FI;
If tempEIP is non-canonical
THEN \#GP(0); Fl;
IF OperandSize $=32$
THEN
Push(CS); (* Padded with 16 high-order bits *)
Push(EIP);
CS $\leftarrow$ DEST(CodeSegmentSelector);
(* Segment descriptor information also loaded *)
CS(RPL) $\leftarrow$ CPL;
EIP $\leftarrow$ tempEIP;
ELSE
IF OperandSize $=16$
THEN
Push(CS);
Push(IP);
CS $\leftarrow$ DEST(CodeSegmentSelector);
(* Segment descriptor information also loaded *)
CS(RPL) $\leftarrow$ CPL;
EIP $\leftarrow$ tempEIP;

```
    ELSE (* OperandSize = 64 *)
    Push(CS); (* Padded with 48 high-order bits *)
    Push(RIP);
    CS }\leftarrow\mathrm{ DEST(CodeSegmentSelector);
    (* Segment descriptor information also loaded *)
    CS(RPL) \leftarrowCPL;
    RIP }\leftarrow\mathrm{ tempEIP;
Fl;
FI;
END;
CALL-GATE: If call gate (DPL < CPL) or (RPL > DPL)
THEN \#GP(call-gate selector); FI; IF call gate not present THEN \#NP(call-gate selector); Fl; IF call-gate code-segment selector is NULL THEN \#GP(0); FI; IF call-gate code-segment selector index is outside descriptor table limits
THEN \#GP(call-gate code-segment selector); Fl;
Read call-gate code-segment descriptor; IF call-gate code-segment descriptor does not indicate a code segment or call-gate code-segment descriptor DPL > CPL
THEN \#GP(call-gate code-segment selector); Fl; IF IA32_EFER.LMA = 1 AND (call-gate code-segment descriptor is not a 64-bit code segment or call-gate code-segment descriptor has both L-bit and D-bit set) THEN \#GP(call-gate code-segment selector); FI;
If call-gate code segment not present
THEN \#NP(call-gate code-segment selector); FI; IF call-gate code segment is non-conforming and DPL < CPL
THEN go to MORE-PRIVILEGE;
ELSE go to SAME-PRIVILEGE;
Fl ;
END;
MORE-PRIVILEGE:
IF current TSS is 32-bit
THEN
TSSstackAddress \(\leftarrow\) (new code-segment DPL * 8) + 4;
IF (TSSstackAddress + 5) > current TSS limit
THEN \#TS(current TSS selector); FI;
NewSS \(\leftarrow 2\) bytes loaded from (TSS base + TSSstackAddress + 4);
NewESP \(\leftarrow 4\) bytes loaded from (TSS base + TSSstackAddress);
ELSE
```

IF current TSS is 16 -bit
THEN
TSSstackAddress $\leftarrow$ (new code-segment DPL * 4) + 2
IF (TSSstackAddress + 3) > current TSS limit
THEN \#TS(current TSS selector); FI;
NewSS $\leftarrow 2$ bytes loaded from (TSS base + TSSstackAddress + 2 );
NewESP $\leftarrow 2$ bytes loaded from (TSS base + TSSstackAddress);
ELSE (* current TSS is 64-bit *)
TSSstackAddress $\leftarrow$ (new code-segment DPL * 8) + 4;
IF (TSSstackAddress + 7) > current TSS limit
THEN \#TS(current TSS selector); Fl;
NewSS $\leftarrow$ new code-segment DPL; (* NULL selector with RPL = new CPL *) NewRSP $\leftarrow 8$ bytes loaded from (current TSS base + TSSstackAddress);

FI ;
Fl ;
IF IA32_EFER.LMA = 0 and NewSS is NULL
THEN \#TS(NewSS); FI;
Read new code-segment descriptor and new stack-segment descriptor;
IF IA32_EFER.LMA $=0$ and (NewSS RPL $=$ new code-segment DPL
or new stack-segment DPL $\neq$ new code-segment DPL or new stack segment is not a writable data segment)

THEN \#TS(NewSS); FI
IF IA32_EFER.LMA = 0 and new stack segment not present THEN \#SS(NewSS); FI;
IF CallGateSize $=32$
THEN
IF new stack does not have room for parameters plus 16 bytes
THEN \#SS(NewSS); Fl;
IF CallGate(InstructionPointer) not within new code-segment limit THEN \#GP(0); FI;
SS $\leftarrow$ newSS; (* Segment descriptor information also loaded *)
ESP $\leftarrow$ newESP;
CS:EIP $\leftarrow$ CallGate(CS:InstructionPointer);
(* Segment descriptor information also loaded *)
Push(oldSS:oldESP); (* From calling procedure *)
temp $\leftarrow$ parameter count from call gate, masked to 5 bits;
Push(parameters from calling procedure's stack, temp)
Push(oldCS:oldEIP); (* Return address to calling procedure *)
ELSE
IF CallGateSize $=16$
THEN
IF new stack does not have room for parameters plus 8 bytes
THEN \#SS(NewSS); FI;
IF (CallGate(InstructionPointer) AND FFFFH) not in new code-segment limit

THEN \#GP(0); FI;
SS $\leftarrow$ newSS; (* Segment descriptor information also loaded *)
ESP $\leftarrow$ newESP;
CS:IP $\leftarrow$ CallGate(CS:InstructionPointer);
(* Segment descriptor information also loaded *)
Push(oldSS:oldESP); (* From calling procedure *)
temp $\leftarrow$ parameter count from call gate, masked to 5 bits;
Push(parameters from calling procedure's stack, temp)
Push(oldCS:oldEIP); (* Return address to calling procedure *)
ELSE (* CallGateSize = 64 *)
IF pushing 32 bytes on the stack would use a non-canonical address
THEN \#SS(NewSS); FI;
IF (CallGate(InstructionPointer) is non-canonical)
THEN \#GP(0); Fl;
SS $\leftarrow$ NewSS; (* NewSS is NULL)
RSP $\leftarrow$ NewESP;
CS:IP $\leftarrow$ CallGate(CS:InstructionPointer);
(* Segment descriptor information also loaded *)
Push(oldSS:oldESP); (* From calling procedure *)
Push(oldCS:oldEIP); (* Return address to calling procedure *)
FI;
FI;
CPL $\leftarrow$ CodeSegment(DPL)
$\mathrm{CS}(\mathrm{RPL}) \leftarrow \mathrm{CPL}$
END;

SAME-PRIVILEGE:
IF CallGateSize = 32
THEN
IF stack does not have room for 8 bytes
THEN \#SS(0); FI;
IF CallGate(InstructionPointer) not within code segment limit
THEN \#GP(0); FI;
CS:EIP $\leftarrow$ CallGate(CS:EIP) (* Segment descriptor information also loaded *)
Push(oldCS:oldEIP); (* Return address to calling procedure *)
ELSE
If CallGateSize = 16
THEN
IF stack does not have room for 4 bytes THEN \#SS(0); FI;
IF CallGate(InstructionPointer) not within code segment limit THEN \#GP(0); Fl;
CS:IP $\leftarrow$ CallGate(CS:instruction pointer);

```
    (* Segment descriptor information also loaded *)
    Push(oldCS:oldIP); (* Return address to calling procedure *)
        ELSE (* CallGateSize = 64)
            IF pushing 16 bytes on the stack touches non-canonical addresses
            THEN #SS(0); Fl;
            IF RIP non-canonical
            THEN #GP(0); FI;
            CS:IP \leftarrow CallGate(CS:instruction pointer);
            (* Segment descriptor information also loaded *)
            Push(oldCS:oldIP); (* Return address to calling procedure *)
                Fl;
    Fl;
    CS(RPL)}\leftarrow\textrm{CPL
END;
TASK-GATE:
    IF task gate DPL < CPL or RPL
            THEN #GP(task gate selector); Fl;
    IF task gate not present
            THEN #NP(task gate selector); Fl;
    Read the TSS segment selector in the task-gate descriptor;
    IF TSS segment selector local/global bit is set to local
    or index not within GDT limits
    THEN #GP(TSS selector); FI;
    Access TSS descriptor in GDT;
    IF TSS descriptor specifies that the TSS is busy (low-order 5 bits set to 00001)
    THEN #GP(TSS selector); FI;
    IF TSS not present
            THEN #NP(TSS selector); Fl;
    SWITCH-TASKS (with nesting) to TSS;
    IF EIP not within code segment limit
        THEN #GP(0); Fl;
END;
TASK-STATE-SEGMENT:
    IF TSS DPL < CPL or RPL
    or TSS descriptor indicates TSS not available
            THEN #GP(TSS selector); FI;
    IF TSS is not present
            THEN #NP(TSS selector); FI;
    SWITCH-TASKS (with nesting) to TSS;
    IF EIP not within code segment limit
            THEN #GP(0); Fl;
```

END;

## Flags Affected

All flags are affected if a task switch occurs; no flags are affected if a task switch does not occur.

## Protected Mode Exceptions

If the target offset in destination operand is beyond the new code segment limit.
If the segment selector in the destination operand is NULL. If the code segment selector in the gate is NULL.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#GP(selector) If a code segment or gate or TSS selector index is outside descriptor table limits.
If the segment descriptor pointed to by the segment selector in the destination operand is not for a conforming-code segment, nonconforming-code segment, call gate, task gate, or task state segment.
If the DPL for a nonconforming-code segment is not equal to the CPL or the RPL for the segment's segment selector is greater than the CPL.

If the DPL for a conforming-code segment is greater than the CPL.
If the DPL from a call-gate, task-gate, or TSS segment descriptor is less than the CPL or than the RPL of the call-gate, task-gate, or TSS's segment selector.
If the segment descriptor for a segment selector from a call gate does not indicate it is a code segment.
If the segment selector from a call gate is beyond the descriptor table limits.
If the DPL for a code-segment obtained from a call gate is greater than the CPL.
If the segment selector for a TSS has its local/global bit set for local.
If a TSS segment descriptor specifies that the TSS is busy or not available.

| \#SS(0) | If pushing the return address, parameters, or stack segment pointer onto the stack exceeds the bounds of the stack segment, when no stack switch occurs. |
| :---: | :---: |
|  | If a memory operand effective address is outside the SS segment limit. |
| \#SS(selector) | If pushing the return address, parameters, or stack segment pointer onto the stack exceeds the bounds of the stack segment, when a stack switch occurs. |
|  | If the SS register is being loaded as part of a stack switch and the segment pointed to is marked not present. |
|  | If stack segment does not have room for the return address, parameters, or stack segment pointer, when stack switch occurs. |
| \#NP(selector) | If a code segment, data segment, stack segment, call gate, task gate, or TSS is not present. |
| \#TS(selector) | If the new stack segment selector and ESP are beyond the end of the TSS. |
|  | If the new stack segment selector is NULL. |
|  | If the RPL of the new stack segment selector in the TSS is not equal to the DPL of the code segment being accessed. |
|  | If DPL of the stack segment descriptor for the new stack segment is not equal to the DPL of the code segment descriptor. |
|  | If the new stack segment is not a writable data segment. |
|  | If segment-selector index for stack segment is outside descriptor table limits. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |

Real-Address Mode Exceptions

| \#GP | If a memory operand effective address is outside the CS, DS, |
| :--- | :--- |
|  | ES, FS, or GS segment limit. |
| If the target offset is beyond the code segment limit. |  |
| \#UD | If the LOCK prefix is used. |

## Virtual-8086 Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, |
| :--- | :--- |
|  | ES, FS, or GS segment limit. |
| If the target offset is beyond the code segment limit. |  |
| \#PF(fault-code) | If a page fault occurs. |


| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made. |
| :--- | :--- |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| \#GP(selector) | If a memory address accessed by the selector is in non-canon- <br> ical space. |
| \#GP(0) | If the target offset in the destination operand is non-canonical. |

## 64-Bit Mode Exceptions

\#GP(0) If a memory address is non-canonical.
If target offset in destination operand is non-canonical.
If the segment selector in the destination operand is NULL. If the code segment selector in the 64-bit gate is NULL.
\#GP(selector) If code segment or 64-bit call gate is outside descriptor table limits.

If code segment or 64-bit call gate overlaps non-canonical space.

If the segment descriptor pointed to by the segment selector in the destination operand is not for a conforming-code segment, nonconforming-code segment, or 64-bit call gate.
If the segment descriptor pointed to by the segment selector in the destination operand is a code segment and has both the Dbit and the L- bit set.

If the DPL for a nonconforming-code segment is not equal to the CPL, or the RPL for the segment's segment selector is greater than the CPL.
If the DPL for a conforming-code segment is greater than the CPL.

If the DPL from a 64-bit call-gate is less than the CPL or than the RPL of the 64-bit call-gate.
If the upper type field of a 64-bit call gate is not $0 \times 0$.
If the segment selector from a 64-bit call gate is beyond the descriptor table limits.
If the DPL for a code-segment obtained from a 64-bit call gate is greater than the CPL.
If the code segment descriptor pointed to by the selector in the 64-bit gate doesn't have the L-bit set and the D-bit clear.
If the segment descriptor for a segment selector from the 64-bit call gate does not indicate it is a code segment.

| \#SS(0) | If pushing the return offset or CS selector onto the stack <br> exceeds the bounds of the stack segment when no stack switch <br> occurs. <br> If a memory operand effective address is outside the SS <br> segment limit. <br> If the stack address is in a non-canonical form. |
| :--- | :--- |
| \#SS(selector) | If pushing the old values of SS selector, stack pointer, EFLAGS, <br> CS selector, offset, or error code onto the stack violates the <br> canonical boundary when a stack switch occurs. |
| \#NP(selector) | If a code segment or 64-bit call gate is not present. <br> If the load of the new RSP exceeds the limit of the TSS. |
| \#TS(selector) | (64-bit mode only) If a far call is direct to an absolute address in <br> \#emory. |
|  | If the LOCK prefix is used. <br> \#PF(fault-code) <br> If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |

## CBW/CWDE/CDQE-Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 98 | CBW | A | Valid | Valid | $A X \leftarrow$ sign-extend of AL. |
| 98 | CWDE | A | Valid | Valid | EAX $\leftarrow$ sign-extend of AX. |
| REX.W +98 | CDQE | A | Valid | N.E. | $R A X \leftarrow$ sign-extend of EAX. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Double the size of the source operand by means of sign extension. The CBW (convert byte to word) instruction copies the sign (bit 7) in the source operand into every bit in the AH register. The CWDE (convert word to doubleword) instruction copies the sign (bit 15) of the word in the AX register into the high 16 bits of the EAX register.

CBW and CWDE reference the same opcode. The CBW instruction is intended for use when the operand-size attribute is 16 ; CWDE is intended for use when the operandsize attribute is 32 . Some assemblers may force the operand size. Others may treat these two mnemonics as synonyms (CBW/CWDE) and use the setting of the operand-size attribute to determine the size of values to be converted.

In 64-bit mode, the default operation size is the size of the destination register. Use of the REX.W prefix promotes this instruction (CDQE when promoted) to operate on 64-bit operands. In which case, CDQE copies the sign (bit 31) of the doubleword in the EAX register into the high 32 bits of RAX.

## Operation

```
IF OperandSize = 16 (* Instruction = CBW *)
    THEN
        AX}\leftarrow\mathrm{ SignExtend(AL);
    ELSE IF (OperandSize = 32, Instruction = CWDE)
        EAX \leftarrow SignExtend(AX); FI;
    ELSE (* 64-Bit Mode, OperandSize = 64, Instruction = CDQE*)
        RAX}\leftarrow\mathrm{ SignExtend(EAX);
```

Fl ;

## Flags Affected

None.

## Exceptions (All Operating Modes)

\#UD If the LOCK prefix is used.

## CLC-Clear Carry Flag

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F8 | CLC | A | Valid | Valid | Clear CF flag. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Clears the CF flag in the EFLAGS register. Operation is the same in all non-64-bit modes and 64-bit mode.

Operation
CF $\leftarrow 0$;

Flags Affected
The CF flag is set to 0 . The OF, ZF, SF, AF, and PF flags are unaffected.

## Exceptions (All Operating Modes)

\#UD
If the LOCK prefix is used.

## CLD-Clear Direction Flag

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| FC | CLD | A | Valid | Valid | Clear DF flag. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Clears the DF flag in the EFLAGS register. When the DF flag is set to 0 , string operations increment the index registers (ESI and/or EDI). Operation is the same in all non-64-bit modes and 64-bit mode.

Operation
$D F \leftarrow 0 ;$

## Flags Affected

The DF flag is set to 0 . The CF, OF, ZF, SF, AF, and PF flags are unaffected.
Exceptions (All Operating Modes)
\#UD
If the LOCK prefix is used.

## CLFLUSH-Flush Cache Line

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode <br> OF AE 77 | CLFLUSH m8 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (w) | NA | NA | NA |

## Description

Invalidates the cache line that contains the linear address specified with the source operand from all levels of the processor cache hierarchy (data and instruction). The invalidation is broadcast throughout the cache coherence domain. If, at any level of the cache hierarchy, the line is inconsistent with memory (dirty) it is written to memory before invalidation. The source operand is a byte memory location.

The availability of CLFLUSH is indicated by the presence of the CPUID feature flag CLFSH (bit 19 of the EDX register, see "CPUID-CPU Identification" in this chapter). The aligned cache line size affected is also indicated with the CPUID instruction (bits 8 through 15 of the EBX register when the initial value in the EAX register is 1 ).

The memory attribute of the page containing the affected line has no effect on the behavior of this instruction. It should be noted that processors are free to speculatively fetch and cache data from system memory regions assigned a memory-type allowing for speculative reads (such as, the WB, WC, and WT memory types). PREFETCH $h$ instructions can be used to provide the processor with hints for this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, the CLFLUSH instruction is not ordered with respect to PREFETCH $h$ instructions or any of the speculative fetching mechanisms (that is, data can be speculatively loaded into a cache line just before, during, or after the execution of a CLFLUSH instruction that references the cache line).

CLFLUSH is only ordered by the MFENCE instruction. It is not guaranteed to be ordered by any other fencing or serializing instructions or by another CLFLUSH instruction. For example, software can use an MFENCE instruction to ensure that previous stores are included in the write-back.

The CLFLUSH instruction can be used at all privilege levels and is subject to all permission checking and faults associated with a byte load (and in addition, a CLFLUSH instruction is allowed to flush a linear address in an execute-only segment). Like a load, the CLFLUSH instruction sets the $A$ bit but not the $D$ bit in the page tables.

The CLFLUSH instruction was introduced with the SSE2 extensions; however, because it has its own CPUID feature flag, it can be implemented in IA-32 processors
that do not include the SSE2 extensions. Also, detecting the presence of the SSE2 extensions with the CPUID instruction does not guarantee that the CLFLUSH instruction is implemented in the processor.

CLFLUSH operation is the same in non-64-bit modes and 64-bit mode.
Operation
Flush_Cache_Line(SRC);

Intel C/C++ Compiler Intrinsic Equivalents
CLFLUSH void _mm_clflush(void const *p)
Protected Mode Exceptions
\#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
\#SS(0) For an illegal address in the SS segment.
\#PF(fault-code) For a page fault.
\#UD If CPUID.01H:EDX.CLFSH[bit 19] $=0$.
If the LOCK prefix is used.

Real-Address Mode Exceptions

| GP | If any part of the operand lies outside the effective address |
| :--- | :--- |
| space from 0 to FFFFH. |  |
| \#UD | If CPUID.01H:EDX.CLFSH[bit 19] $=0$. |
| If the LOCK prefix is used. |  |

## Virtual-8086 Mode Exceptions

Same exceptions as in real address mode.
\#PF(fault-code) For a page fault.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- |
| :--- | :--- |
| canonical form. |  |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | For a page fault. |
| \#UD | If CPUID.01H:EDX.CLFSH[bit 19] $=0$. |
|  | If the LOCK prefix is used. |

## CLI — Clear Interrupt Flag

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode <br> FA | CLI |
| :--- | :--- | :--- | :--- | :--- | :--- |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

If protected-mode virtual interrupts are not enabled, CLI clears the IF flag in the EFLAGS register. No other flags are affected. Clearing the IF flag causes the processor to ignore maskable external interrupts. The IF flag and the CLI and STI instruction have no affect on the generation of exceptions and NMI interrupts.
When protected-mode virtual interrupts are enabled, CPL is 3, and IOPL is less than 3; CLI clears the VIF flag in the EFLAGS register, leaving IF unaffected. Table 3-6 indicates the action of the CLI instruction depending on the processor operating mode and the CPL/IOPL of the running program or procedure.
CLI operation is the same in non-64-bit modes and 64-bit mode.

Table 3-6. Decision Table for CLI Results

| PE | VM | IOPL | CPL | PVI | VIP | VME | CLI Result |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | IF = 0 |
| 1 | 0 | $\geq$ CPL | $X$ | $X$ | $X$ | $X$ | IF = 0 |
| 1 | 0 | $<$ CPL | 3 | 1 | $X$ | $X$ | VIF = 0 |
| 1 | 0 | $<$ CPL | $<3$ | $X$ | $X$ | $X$ | GP Fault |
| 1 | 0 | $<$ CPL | $X$ | 0 | $X$ | $X$ | GP Fault |
| 1 | 1 | 3 | $X$ | $X$ | $X$ | $X$ | IF = 0 |
| 1 | 1 | $<3$ | $X$ | $X$ | $X$ | 1 | VIF = 0 |
| 1 | 1 | $<3$ | $X$ | $X$ | $X$ | 0 | GP Fault |

NOTES:

* $X=$ This setting has no impact.


## Operation

IF $P E=0$

```
THEN
    IF \(\leftarrow\) 0; (* Reset Interrupt Flag *)
ELSE
    IF VM \(=0\);
        THEN
            IF IOPL \(\geq\) CPL
                THEN
                        IF \(\leftarrow 0\); (* Reset Interrupt Flag *)
                ELSE
                        IF ((IOPL < CPL) and (CPL = 3) and (PVI = 1))
                        THEN
                        VIF \(\leftarrow 0\); (* Reset Virtual Interrupt Flag *)
                        ELSE
                        \#GP(0);
                FI ;
                FI;
        ELSE (* VM = 1 *)
            IF IOPL = 3
            THEN
                IF \(\leftarrow 0\); (* Reset Interrupt Flag *)
                    ELSE
                        IF (IOPL < 3) AND (VME = 1)
                        THEN
                                VIF \(\leftarrow 0\); (* Reset Virtual Interrupt Flag *)
                        ELSE
                                \#GP(0);
                                FI;
            FI;
    Fl ;
FI;
```


## Flags Affected

If protected-mode virtual interrupts are not enabled, IF is set to 0 if the CPL is equal to or less than the IOPL; otherwise, it is not affected. The other flags in the EFLAGS register are unaffected.
When protected-mode virtual interrupts are enabled, CPL is 3 , and IOPL is less than 3; CLI clears the VIF flag in the EFLAGS register, leaving IF unaffected.

## Protected Mode Exceptions

\#GP(0)
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If the CPL is greater (has less privilege) than the IOPL of the current program or procedure.
\#UD If the LOCK prefix is used.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#GP(0) If the CPL is greater (has less privilege) than the IOPL of the current program or procedure.
\#UD If the LOCK prefix is used.

## CLTS-Clear Task-Switched Flag in CRO

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF 06 | CLTS | A | Valid | Valid | Clears TS flag in CRO. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Clears the task-switched (TS) flag in the CRO register. This instruction is intended for use in operating-system procedures. It is a privileged instruction that can only be executed at a CPL of 0 . It is allowed to be executed in real-address mode to allow initialization for protected mode.

The processor sets the TS flag every time a task switch occurs. The flag is used to synchronize the saving of FPU context in multitasking applications. See the description of the TS flag in the section titled "Control Registers" in Chapter 2 of the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for more information about this flag.

CLTS operation is the same in non-64-bit modes and 64-bit mode.
See Chapter 22, "VMX Non-Root Operation," of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for more information about the behavior of this instruction in VMX non-root operation.

## Operation

CRO.TS[bit 3] $\leftarrow 0$;

## Flags Affected

The TS flag in CRO register is cleared.

## Protected Mode Exceptions

\#GP(0) If the current privilege level is not 0.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) CLTS is not recognized in virtual-8086 mode.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.
64-Bit Mode Exceptions

| \#GP(0) | If the CPL is greater than 0. |
| :--- | :--- |
| \#UD | If the LOCK prefix is used. |

CMC-Complement Carry Flag

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode <br> F5 | CMC |
| :--- | :--- | :--- | :--- | :--- | :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Complements the CF flag in the EFLAGS register. CMC operation is the same in non64 -bit modes and 64-bit mode.

Operation
EFLAGS.CF[bit 0] $\leftarrow$ NOT EFLAGS.CF[bit 0];

## Flags Affected

The CF flag contains the complement of its original value. The OF, ZF, SF, AF, and PF flags are unaffected.

## Exceptions (All Operating Modes) <br> \#UD <br> If the LOCK prefix is used.

## CMOVcc-Conditional Move

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 47 /r | CMOVA r16, r/m16 | A | Valid | Valid | Move if above (CF=O and ZF=0). |
| OF 47 / | CMOVA r32, r/m32 | A | Valid | Valid | Move if above ( $\mathrm{CF}=0$ and ZF=0). |
| $\begin{aligned} & \text { REX.W + OF } 47 \\ & / \Gamma \end{aligned}$ | CMOVA r64, r/m64 | A | Valid | N.E. | Move if above ( $\mathrm{CF}=0$ and ZF=0). |
| OF $43 /$ | CMOVAE r16, r/m16 | A | Valid | Valid | Move if above or equal (CF=0). |
| OF 43 / | CMOVAE r32, r/m32 | A | Valid | Valid | Move if above or equal (CF=0). |
| $\begin{aligned} & \text { REX.W + OF } 43 \\ & / r \end{aligned}$ | CMOVAE r64, r/m64 | A | Valid | N.E. | Move if above or equal (CF=0). |
| OF $42 /$ / | CMOVB r16, r/m16 | A | Valid | Valid | Move if below ( $C F=1$ ). |
| OF $42 /$ / | CMOVB r32, r/m32 | A | Valid | Valid | Move if below ( $C F=1$ ). |
| $\begin{aligned} & \text { REX.W + OF } 42 \\ & / \Gamma \end{aligned}$ | CMOVB r64, r/m64 | A | Valid | N.E. | Move if below ( $C F=1$ ). |
| OF $46 /$ | CMOVBE r16, r/m16 | A | Valid | Valid | Move if below or equal ( $C F=1$ or $Z F=1$ ). |
| OF $46 /$ / | CMOVBE r32, r/m32 | A | Valid | Valid | Move if below or equal ( $C F=1$ or $Z F=1$ ). |
| $\begin{aligned} & \text { REX.W + OF } 46 \\ & / r \end{aligned}$ | CMOVBE r64, r/m64 | A | Valid | N.E. | Move if below or equal ( $C F=1$ or $Z F=1$ ). |
| OF $42 /$ r | CMOVC r16, r/m16 | A | Valid | Valid | Move if carry ( $C F=1$ ). |
| OF $42 / r$ | CMOVC r32, r/m32 | A | Valid | Valid | Move if carry ( $C F=1$ ). |
| $\begin{aligned} & \text { REX.W + OF } 42 \\ & / \Gamma \end{aligned}$ | CMOVC r64, r/m64 | A | Valid | N.E. | Move if carry (CF=1). |
| OF $44 /$ r | CMOVE r16, r/m16 | A | Valid | Valid | Move if equal ( $\mathrm{ZF}=1$ ). |
| OF $44 /$ r | CMOVE r32, r/m32 | A | Valid | Valid | Move if equal ( $\mathrm{ZF}=1$ ). |
| $\begin{aligned} & \text { REX.W + OF } 44 \\ & / \Gamma \end{aligned}$ | CMOVE r64, r/m64 | A | Valid | N.E. | Move if equal ( $\mathrm{ZF}=1$ ). |
| OF 4F/r | CMOVG r16, r/m16 | A | Valid | Valid | Move if greater ( $\mathrm{ZF}=0$ and $\mathrm{SF}=\mathrm{OF}$ ). |
| OF 4F/r | CMOVG r32, r/m32 | A | Valid | Valid | Move if greater ( $\mathrm{ZF}=0$ and SF=OF). |
| $\begin{aligned} & \text { REX.W }+0 \text { F 4F } \\ & / / \end{aligned}$ | CMOVG r64, r/m64 | A | V/N.E. | NA | Move if greater ( $\mathrm{ZF}=0$ and $\mathrm{SF}=\mathrm{OF}$ ). |


| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 4D /r | CMOVGE r16, r/m16 | A | Valid | Valid | Move if greater or equal (SF=OF). |
| OF 4D /r | CMOVGE r32, r/m32 | A | Valid | Valid | Move if greater or equal ( $\mathrm{SF}=0 \mathrm{~F}$ ). |
| $\begin{aligned} & \text { REX.W + OF 4D } \\ & / \Gamma \end{aligned}$ | CMOVGE r64, r/m64 | A | Valid | N.E. | Move if greater or equal (SF=OF). |
| OF 4C/r | CMOVL r16, r/m16 | A | Valid | Valid | Move if less ( $\mathrm{SF} \neq \mathrm{OF}$ ). |
| OF 4C /r | CMOVL r32, r/m32 | A | Valid | Valid | Move if less ( $\mathrm{SF} \neq \mathrm{OF}$ ). |
| $\begin{aligned} & \text { REX.W + OF 4C } \\ & /\ulcorner \end{aligned}$ | CMOVL r64, r/m64 | A | Valid | N.E. | Move if less ( $\mathrm{SF} \neq \mathrm{OF}$ ). |
| OF 4E/r | CMOVLE r16, r/m16 | A | Valid | Valid | Move if less or equal (ZF=1 or $\mathrm{SF} \neq \mathrm{OF}$ ). |
| OF 4E/r | CMOVLE r32, r/m32 | A | Valid | Valid | Move if less or equal ( $Z F=1$ or $\mathrm{SF} \neq \mathrm{OF}$ ). |
| $\begin{aligned} & \text { REX.W + OF 4E } \\ & / \Gamma \end{aligned}$ | CMOVLE r64, r/m64 | A | Valid | N.E. | Move if less or equal ( $Z F=1$ or $\mathrm{SF} \neq \mathrm{OF}$ ). |
| OF $46 / r$ | CMOVNA r16, r/m16 | A | Valid | Valid | Move if not above (CF=1 or ZF=1). |
| OF $46 /$ / | CMOVNA $\times 32$, r/m32 | A | Valid | Valid | Move if not above (CF=1 or ZF=1). |
| $\begin{aligned} & \text { REX.W + OF } 46 \\ & / \Gamma \end{aligned}$ | CMOVNA r64, r/m64 | A | Valid | N.E. | Move if not above (CF=1 or ZF=1). |
| OF $42 /$ / | CMOVNAE r16, r/m16 | A | Valid | Valid | Move if not above or equal (CF=1). |
| OF $42 /$ / | CMOVNAE r32, r/m32 | A | Valid | Valid | Move if not above or equal (CF=1). |
| $\begin{aligned} & \text { REX.W + OF } 42 \\ & / \Gamma \end{aligned}$ | CMOVNAE r64, r/m64 | A | Valid | N.E. | Move if not above or equal (CF=1). |
| OF $43 /$ / | CMOVNB r16, r/m16 | A | Valid | Valid | Move if not below ( $\mathrm{CF}=0$ ). |
| OF $43 / r$ | CMOVNB r32, r/m32 | A | Valid | Valid | Move if not below ( $C F=0$ ). |
| $\begin{aligned} & \text { REX.W + OF } 43 \\ & / \Gamma \end{aligned}$ | CMOVNB r64, r/m64 | A | Valid | N.E. | Move if not below ( $C F=0$ ). |
| OF 47 / | CMOVNBE r16, r/m16 | A | Valid | Valid | Move if not below or equal ( $C F=0$ and $Z F=0$ ). |
| OF 47 / | CMOVNBE r32, r/m32 | A | Valid | Valid | Move if not below or equal ( $\mathrm{CF}=0$ and $\mathrm{ZF}=0$ ). |


| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { REX.W + OF } 47 \\ & / \Gamma \end{aligned}$ | CMOVNBE r64, r/m64 | A | Valid | N.E. | Move if not below or equal (CF=0 and $\mathrm{ZF}=0$ ). |
| OF $43 /$ r | CMOVNC r16, r/m16 | A | Valid | Valid | Move if not carry ( $C F=0$ ). |
| OF $43 /$ r | CMOVNC r32, r/m32 | A | Valid | Valid | Move if not carry ( $C F=0$ ). |
| $\begin{aligned} & \text { REX.W + OF } 43 \\ & / \Gamma \end{aligned}$ | CMOVNC r64, r/m64 | A | Valid | N.E. | Move if not carry ( $\mathrm{CF}=0$ ). |
| OF $45 /$ r | CMOVNE r16, r/m16 | A | Valid | Valid | Move if not equal ( $\mathrm{ZF}=0$ ). |
| OF $45 / r$ | CMOVNE r32, r/m32 | A | Valid | Valid | Move if not equal ( $\mathrm{ZF}=0$ ). |
| $\begin{aligned} & \text { REX.W + OF } 45 \\ & / \Gamma \end{aligned}$ | CMOVNE r64, r/m64 | A | Valid | N.E. | Move if not equal ( $\mathrm{ZF}=0$ ). |
| OF 4E/r | CMOVNG r16, r/m16 | A | Valid | Valid | Move if not greater ( $\mathrm{ZF}=1$ or $\mathrm{SF} \neq \mathrm{OF}$ ). |
| OF 4E/r | CMOVNG r32, r/m32 | A | Valid | Valid | Move if not greater ( $\mathrm{ZF}=1$ or $\mathrm{SF} \neq \mathrm{OF}$ ). |
| $\begin{aligned} & \text { REX.W + OF 4E } \\ & / \Gamma \end{aligned}$ | CMOVNG r64, r/m64 | A | Valid | N.E. | Move if not greater ( $\mathrm{ZF}=1$ or $\mathrm{SF} \neq \mathrm{OF}$ ). |
| OF 4C /r | CMOVNGE r16, r/m16 | A | Valid | Valid | Move if not greater or equal ( $\mathrm{SF} \neq \mathrm{OF}$ ). |
| OF 4C /r | CMOVNGE r32, r/m32 | A | Valid | Valid | Move if not greater or equal ( $\mathrm{SF} \neq \mathrm{OF}$ ). |
| $\begin{aligned} & \text { REX.W + OF 4C } \\ & / r \end{aligned}$ | CMOVNGE r64, r/m64 | A | Valid | N.E. | Move if not greater or equal ( $\mathrm{SF} \neq \mathrm{OF}$ ). |
| OF 4D /r | CMOVNL r16, r/m16 | A | Valid | Valid | Move if not less (SF=OF). |
| OF 4D /r | CMOVNL r32, r/m32 | A | Valid | Valid | Move if not less (SF=OF). |
| $\begin{aligned} & \text { REX.W + OF 4D } \\ & / \Gamma \end{aligned}$ | CMOVNL r64, r/m64 | A | Valid | N.E. | Move if not less (SF=OF). |
| OF 4F/r | $\begin{aligned} & \text { CMOVNLE r16, } \\ & \text { r/m16 } \end{aligned}$ | A | Valid | Valid | Move if not less or equal (ZF=0 and SF=OF). |
| OF 4F/r | CMOVNLE r32, r/m32 | A | Valid | Valid | Move if not less or equal (ZF=0 and SF=OF). |
| $\begin{aligned} & \text { REX.W + OF 4F } \\ & / r \end{aligned}$ | CMOVNLE r64, r/m64 | A | Valid | N.E. | Move if not less or equal ( $\mathrm{ZF}=0$ and $\mathrm{SF}=0 \mathrm{~F}$ ). |
| OF $41 /$ r | CMOVNO r16, r/m16 | A | Valid | Valid | Move if not overflow ( $\mathrm{OF}=0$ ). |
| OF $41 /$ / | CMOVNO r32, r/m32 | A | Valid | Valid | Move if not overflow ( $\mathrm{OF}=0$ ). |


| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { REX.W + OF } 41 \\ & / \Gamma \end{aligned}$ | CMOVNO r64, r/m64 | A | Valid | N.E. | Move if not overflow (OF=0). |
| OF 4B /r | CMOVNP r16, r/m16 | A | Valid | Valid | Move if not parity ( $\mathrm{PF}=0$ ). |
| OF 4B /r | CMOVNP r32, r/m32 | A | Valid | Valid | Move if not parity ( $\mathrm{PF}=0$ ). |
| $\begin{aligned} & \text { REX.W + OF 4B } \\ & / \Gamma \end{aligned}$ | CMOVNP r64, r/m64 | A | Valid | N.E. | Move if not parity ( $\mathrm{PF}=0$ ). |
| OF $49 /$ | CMOVNS r16, r/m16 | A | Valid | Valid | Move if not sign ( $\mathrm{SF}=0$ ). |
| OF $49 /$ r | CMOVNS r32, r/m32 | A | Valid | Valid | Move if not sign ( $\mathrm{SF}=0$ ). |
| $\begin{aligned} & \text { REX.W + OF } 49 \\ & / \Gamma \end{aligned}$ | CMOVNS r64, r/m64 | A | Valid | N.E. | Move if not sign ( $\mathrm{SF}=0$ ). |
| OF $45 / \mathrm{r}$ | CMOVNZ r16, r/m16 | A | Valid | Valid | Move if not zero ( $\mathrm{ZF}=0$ ). |
| OF $45 / r$ | CMOVNZ r32, r/m32 | A | Valid | Valid | Move if not zero (ZF=0). |
| $\begin{aligned} & \text { REX.W + OF } 45 \\ & / \Gamma \end{aligned}$ | CMOVNZ r64, r/m64 | A | Valid | N.E. | Move if not zero (ZF=0). |
| OF $40 / r$ | CMOVO r16, r/m16 | A | Valid | Valid | Move if overflow ( $\mathrm{OF}=1$ ). |
| OF $40 / r$ | CMOVO r32, r/m32 | A | Valid | Valid | Move if overflow ( $\mathrm{OF}=1$ ). |
| $\begin{aligned} & \text { REX.W + OF } 40 \\ & /\ulcorner \end{aligned}$ | CMOVO r64, r/m64 | A | Valid | N.E. | Move if overflow ( $\mathrm{OF}=1$ ). |
| OF 4A /r | CMOVP r16, r/m16 | A | Valid | Valid | Move if parity ( $\mathrm{PF}=1$ ). |
| OF 4A /r | CMOVP r32, r/m32 | A | Valid | Valid | Move if parity ( $\mathrm{PF}=1$ ). |
| $\begin{aligned} & \mathrm{REX} . \mathrm{W}+0 \mathrm{~F} 4 \mathrm{~A} \\ & /\ulcorner \end{aligned}$ | CMOVP r64, r/m64 | A | Valid | N.E. | Move if parity ( $\mathrm{PF}=1$ ). |
| OF 4A /r | CMOVPE r16, r/m16 | A | Valid | Valid | Move if parity even (PF=1). |
| OF 4A /r | CMOVPE r32, r/m32 | A | Valid | Valid | Move if parity even ( $\mathrm{PF}=1$ ). |
| $\begin{aligned} & \text { REX.W + OF } 4 \mathrm{~A} \\ & / \Gamma \end{aligned}$ | CMOVPE r64, r/m64 | A | Valid | N.E. | Move if parity even (PF=1). |
| OF 4B /r | CMOVPO r16, r/m16 | A | Valid | Valid | Move if parity odd ( $\mathrm{PF}=0$ ). |
| OF 4B /r | CMOVPO r32, r/m32 | A | Valid | Valid | Move if parity odd ( $\mathrm{PF}=0$ ). |
| $\begin{aligned} & \mathrm{REX} . \mathrm{W}+0 \mathrm{~F} 4 \mathrm{~B} \\ & / \Gamma \end{aligned}$ | CMOVPO r64, r/m64 | A | Valid | N.E. | Move if parity odd (PF=0). |
| OF $48 / r$ | CMOVS r16, r/m16 | A | Valid | Valid | Move if sign ( $\mathrm{SF}=1$ ). |
| OF $48 / r$ | CMOVS r32, r/m32 | A | Valid | Valid | Move if sign ( $\mathrm{SF}=1$ ). |
| $\begin{aligned} & \text { REX.W + OF } 48 \\ & /\ulcorner \end{aligned}$ | CMOVS r64, r/m64 | A | Valid | N.E. | Move if sign ( $\mathrm{SF}=1$ ). |
| OF $44 /$ / | CMOVZ r16, r/m16 | A | Valid | Valid | Move if zero (ZF=1). |


| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0F 44 /r | CMOVZ r32, r/m32 | A | Valid | Valid | Move if zero (ZF=1). |
| REX.W + OF 44 | CMOVZ r64, r/m64 | A | Valid | N.E. | Move if zero (ZF=1). |
| $/\ulcorner$ |  |  |  |  |  |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |

## Description

The CMOVcc instructions check the state of one or more of the status flags in the EFLAGS register ( $C F, O F, P F, S F$, and $Z F$ ) and perform a move operation if the flags are in a specified state (or condition). A condition code (cc) is associated with each instruction to indicate the condition being tested for. If the condition is not satisfied, a move is not performed and execution continues with the instruction following the CMOVcc instruction.

These instructions can move 16 -bit, 32 -bit or 64 -bit values from memory to a general-purpose register or from one general-purpose register to another. Conditional moves of 8 -bit register operands are not supported.
The condition for each CMOV $c c$ mnemonic is given in the description column of the above table. The terms "less" and "greater" are used for comparisons of signed integers and the terms "above" and "below" are used for unsigned integers.
Because a particular state of the status flags can sometimes be interpreted in two ways, two mnemonics are defined for some opcodes. For example, the CMOVA (conditional move if above) instruction and the CMOVNBE (conditional move if not below or equal) instruction are alternate mnemonics for the opcode 0F 47H.

The CMOVcc instructions were introduced in P6 family processors; however, these instructions may not be supported by all IA-32 processors. Software can determine if the CMOV cc instructions are supported by checking the processor's feature information with the CPUID instruction (see "CPUID-CPU Identification" in this chapter).
In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

temp $\leftarrow$ SRC
IF condition TRUE

## THEN

```
        DEST \leftarrow temp;
```

    FI ;
    ELSE
IF (OperandSize = 32 and IA-32e mode active)
THEN
DEST[63:32] $\leftarrow 0 ;$
FI ;
FI;

## Flags Affected

None.

## Protected Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| :---: | :---: |
|  | If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#PF(fault-code) | If a page fault occurs. <br> If alignment checking is enabled and an unaligned memory <br> reference is made. |
| \#UD | If the LOCK prefix is used. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a noncanonical form
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used.

CMP-Compare Two Operands

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 Cb | CMP AL, imm8 | D | Valid | Valid | Compare imm8 with AL. |
| 3D iw | CMP AX, imm16 | D | Valid | Valid | Compare imm16 with AX. |
| 3D id | CMP EAX, imm32 | D | Valid | Valid | Compare imm32 with EAX. |
| REX.W + 3D id | CMP RAX, imm32 | D | Valid | N.E. | Compare imm32 signextended to 64-bits with RAX. |
| $80 / 7$ ib | CMP r/m8, imm8 | C | Valid | Valid | Compare imm8 with r/m8. |
| REX + $80 / 7 \mathrm{ib}$ | CMP r/m8*, imm8 | C | Valid | N.E. | Compare imm8 with r/m8. |
| 81 /7 iw | CMP r/m16, imm16 | C | Valid | Valid | Compare imm16 with r/m16. |
| $81 / 7$ id | $\begin{aligned} & \text { CMP r/m32, } \\ & \text { imm32 } \end{aligned}$ | C | Valid | Valid | Compare imm32 with r/m32. |
| $\begin{aligned} & \text { REX.W + } 81 / 7 \\ & \text { id } \end{aligned}$ | $\begin{aligned} & \text { CMP r/m64, } \\ & \text { imm32 } \end{aligned}$ | C | Valid | N.E. | Compare imm32 signextended to 64-bits with r/m64. |
| $83 / 7$ ib | CMP r/m16, imm8 | C | Valid | Valid | Compare imm8 with r/m16. |
| $83 / 7 \mathrm{ib}$ | CMP r/m32, imm8 | C | Valid | Valid | Compare imm8 with r/m32. |
| $\begin{aligned} & \text { REX.W + } 83 \text { /7 } \\ & \text { ib } \end{aligned}$ | CMP r/m64, imm8 | C | Valid | N.E. | Compare imm8 with r/m64. |
| 38 /r | CMP r/m8, r8 | B | Valid | Valid | Compare r8 with r/m8. |
| REX + $38 / r$ | CMP r/m8*, $\mathrm{r}^{*}$ | B | Valid | N.E. | Compare r8 with r/m8. |
| $39 / r$ | CMP r/m16, r16 | B | Valid | Valid | Compare r16 with r/m16. |
| 39 /r | CMP r/m32, r32 | B | Valid | Valid | Compare r32 with r/m32. |
| REX.W + $39 / r$ | CMP r/m64,r64 | B | Valid | N.E. | Compare r64 with r/m64. |
| $3 \mathrm{~A} / \mathrm{r}$ | CMP r8, r/m8 | A | Valid | Valid | Compare r/m8 with r8. |
| REX + 3A/r | CMP r8*, $\mathrm{r} / \mathrm{m8}{ }^{*}$ | A | Valid | N.E. | Compare r/m8 with r8. |
| $3 \mathrm{~B} / \mathrm{r}$ | CMP r16, r/m16 | A | Valid | Valid | Compare r/m16 with r16. |
| $3 \mathrm{~B} / \mathrm{r}$ | CMP r32, r/m32 | A | Valid | Valid | Compare r/m32 with r32. |
| REX.W + 3B /r | CMP r64, r/m64 | A | Valid | N.E. | Compare r/m64 with r64. |

## NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m $(r, w)$ | ModRM:reg (w) | NA | NA |
| C | ModRM:r/m $(r, w)$ | imm8 | NA | NA |
| D | AL/AX/EAX/RAX | imm8 | NA | NA |

## Description

Compares the first source operand with the second source operand and sets the status flags in the EFLAGS register according to the results. The comparison is performed by subtracting the second operand from the first operand and then setting the status flags in the same manner as the SUB instruction. When an immediate value is used as an operand, it is sign-extended to the length of the first operand.
The condition codes used by the Jcc, CMOVcc, and SETcc instructions are based on the results of a CMP instruction. Appendix B, "EFLAGS Condition Codes," in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, shows the relationship of the status flags and the condition codes.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

temp $\leftarrow$ SRC1 - SignExtend(SRC2);
ModifyStatusFlags; (* Modify status flags in the same manner as the SUB instruction*)

## Flags Affected

The CF, OF, SF, ZF, AF, and PF flags are set according to the result.
Protected Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, |
| :--- | :--- |
|  | ES, FS, or GS segment limit. |
| If the DS, ES, FS, or GS register contains a NULL segment |  |
| selector. |  |

\#SS(0)
If a memory operand effective address is outside the SS
segment limit.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |

CMPPD-Compare Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \hline 64 / 32- \\ & \text { bit Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF C2 /гib <br> CMPPD xmm1, xmm2/m128, imm8 | A | V/V | SSE2 | Compare packed doubleprecision floating-point values in $x m m 2 / m 128$ and xmm1 using imm8 as comparison predicate. |
| VEX.NDS.128.66.0F.WIG C2 / / ib VCMPPD xmm1, xmm2, xmm3/m128, imm8 | B | V/V | AVX | Compare packed doubleprecision floating-point values in $x m m 3 / m 128$ and xmm2 using bits 4:0 of imm8 as a comparison predicate. |
| VEX.NDS.256.66.0F.WIG C2 / / ib VCMPPD ymm1, ymm2, ymm3/m256, imm8 | B | V/V | AVX | Compare packed doubleprecision floating-point values in ymm3/m256 and ymm2 using bits 4:0 of imm8 as a comparison predicate. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed double-precision floating-point values in the source operand (second operand) and the destination operand (first operand) and returns the results of the comparison to the destination operand. The comparison predicate operand (third operand) specifies the type of comparison performed on each of the pairs of packed values. The result of each comparison is a quadword mask of all 1s (comparison true) or all 0s (comparison false).
128-bit Legacy SSE version: The first source and destination operand (first operand) is an XMM register. The second source operand (second operand) can be an XMM register or 128-bit memory location. The comparison predicate operand is an 8-bit immediate, bits 2:0 of the immediate define the type of comparison to be performed (see Table 3-7). Bits $7: 3$ of the immediate is reserved. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. Two comparisons are performed with results written to bits 127:0 of the destination operand.

Table 3-7. Comparison Predicate for CMPPD and CMPPS Instructions

| Predi- <br> cate | imm8 <br> Encod- <br> ing | Description | Relation where: <br> A Is 1st Operand <br> B Is 2nd <br> Operand | Emulation | Result if <br> NaN <br> Operand | QNaN <br> Oper-and <br> Signals <br> Invalid |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| EQ | 000B | Equal | A = B |  | False | No |
| LT | 001B | Less-than | A < B | False | Yes |  |
| LE | 010B | Less-than-or-equal | A $\leq \mathrm{B}$ | False | Yes |  |
|  |  | Greater than | A > B | Swap <br> Operands, <br> Use LT | False | Yes |
| equal | Swap <br> Operands, <br> Use LE | False | Yes |  |  |  |
| UNORD | 011B | Unordered | $\mathrm{A}, \mathrm{B}=$ Unordered | True | No |  |
| NEQ | $100 B$ | Not-equal | $\mathrm{A} \neq \mathrm{B}$ | True | No |  |
| NLT | 101 B | Not-less-than | NOT(A < B) | Yes |  |  |
| NLE | $110 B$ | Not-less-than-or- <br> equal | NOT(A $\leq \mathrm{B})$ | B | Yes |  |
|  | Not-greater-than | NOT(A > B) | Swap <br> Operands, <br> Use NLT | True | Yes |  |
|  |  | Not-greater-than- <br> or-equal | NOT(A $\geq$ B) | Swap <br> Operands, <br> Use NLE | True | Yes |
| ORD | $111 B$ | Ordered | A B = Ordered | False | No |  |

The unordered relationship is true when at least one of the two source operands being compared is a NaN ; the ordered relationship is true when neither source operand is a NaN .
A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate an exception, because a mask of all 0 s corresponds to a floating-point value of +0.0 and a mask of all 1 s corresponds to a QNaN.
Note that the processors with "CPUID.1H:ECX.AVX =0" do not implement the greater-than, greater-than-or-equal, not-greater-than, and not-greater-than-orequal relations. These comparisons can be made either by using the inverse relationship (that is, use the "not-less-than-or-equal" to make a "greater-than" comparison) or by using software emulation. When using software emulation, the program must
swap the operands (copying registers when necessary to protect the data that will now be in the destination), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in Table 3-7 under the heading Emulation.
Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPPD instruction, for processors with "CPUID.1H:ECX.AVX =0". See Table 3-8. Compiler should treat reserved Imm8 values as illegal syntax.

Table 3-8. Pseudo-Op and CMPPD Implementation

| Pseudo-Op | CMPPD Implementation |
| :--- | :--- |
| CMPEQPD $x m m 1, x m m 2$ | CMPPD $x m m 1, x m m 2,0$ |
| CMPLTPD $x m m 1, x m m 2$ | CMPPD $x m m 1, x m m 2,1$ |
| CMPLEPD $x m m 1, x m m 2$ | CMPPD $x m m 1, x m m 2,2$ |
| CMPUNORDPD $x m m 1, x m m 2$ | CMPPD $x m m 1, x m m 2,3$ |
| CMPNEQPD $x m m 1, x m m 2$ | CMPPD $x m m 1, x m m 2,4$ |
| CMPNLTPD $x m m 1, x m m 2$ | CMPPD $x m m 1, x m m 2,5$ |
| CMPNLEPD $x m m 1, x m m 2$ | CMPPD $x m m 1, x m m 2,6$ |
| CMPORDPD $x m m 1, x m m 2$ | CMPPD $x m m 1, x m m 2,7$ |

The greater-than relations that the processor does not implement, require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Enhanced Comparison Predicate for VEX-Encoded VCMPPD

VEX. 128 encoded version: The first source operand (second operand) is an XMM register. The second source operand (third operand) can be an XMM register or a 128 -bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. Two comparisons are performed with results written to bits 127:0 of the destination operand.
VEX. 256 encoded version: The first source operand (second operand) is a YMM register. The second source operand (third operand) can be a YMM register or a 256bit memory location. The destination operand (first operand) is a YMM register. Four comparisons are performed with results written to the destination operand.
The comparison predicate operand is an 8-bit immediate:

- For instructions encoded using the VEX prefix, bits 4:0 define the type of comparison to be performed (see Table 3-9). Bits 5 through 7 of the immediate are reserved.

Table 3-9. Comparison Predicate for VCMPPD and VCMPPS Instructions

| Predicate | imm8 <br> Value | Description | Result: A Is 1st Operand, B Is 2nd Operand |  |  |  | Signals \#IA on QNAN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A >B | A < B | $A=B$ | Unordered ${ }^{1}$ |  |
| $\begin{aligned} & \text { EQ_OQ } \\ & \text { (EQ) } \end{aligned}$ | OH | Equal (ordered, nonsignaling) | False | False | True | False | No |
| $\begin{aligned} & \begin{array}{l} \text { LT_OS } \\ \text { (LT) } \end{array} \end{aligned}$ | 1H | Less-than (ordered, signaling) | False | True | False | False | Yes |
| $\begin{aligned} & \text { LE_OS } \\ & \text { (LE) } \end{aligned}$ | 2 H | Less-than-or-equal (ordered, signaling) | False | True | True | False | Yes |
| $\begin{aligned} & \text { UNORD_ } \\ & \text { Q } \\ & \text { (UNORD) } \end{aligned}$ | 3H | Unordered (nonsignaling) | False | False | False | True | No |
| $\begin{aligned} & \text { NEQ_UQ } \\ & \text { (NEQ) } \end{aligned}$ | 4H | Not-equal (unordered, nonsignaling) | True | True | False | True | No |
| NLT_US (NLT) | 5H | Not-less-than (unordered, signaling) | True | False | True | True | Yes |
| NLE_US (NLE) | 6 H | Not-less-than-orequal (unordered, signaling) | True | False | False | True | Yes |
| $\begin{aligned} & \text { ORD_Q } \\ & \text { (ORD) } \end{aligned}$ | 7H | Ordered (nonsignaling) | True | True | True | False | No |
| EQ_UQ | 8H | Equal (unordered, non-signaling) | False | False | True | True | No |
| NGE_US <br> (NGE) | 9 H | Not-greater-than-orequal (unordered, signaling) | False | True | False | True | Yes |
| $\begin{aligned} & \text { NGT_US } \\ & (\mathrm{NGT}) \end{aligned}$ | AH | Not-greater-than (unordered, signaling) | False | True | True | True | Yes |
| FALSE_O Q(FALSE) | BH | False (ordered, nonsignaling) | False | False | False | False | No |
| NEQ_OQ | CH | Not-equal (ordered, non-signaling) | True | True | False | False | No |
| $\begin{aligned} & \text { GE_OS } \\ & \text { (GE) } \end{aligned}$ | DH | Greater-than-orequal (ordered, signaling) | True | False | True | False | Yes |

Table 3-9. Comparison Predicate for VCMPPD and VCMPPS Instructions (Contd.)

| Predicate | imm8 Value | Description | Result: A Is 1st Operand, B Is 2nd Operand |  |  |  | Signals \#IA on QNAN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A >B | A < B | $A=B$ | Unordered ${ }^{1}$ |  |
| $\begin{aligned} & \text { GT_OS } \\ & \text { (GT) } \end{aligned}$ | EH | Greater-than (ordered, signaling) | True | False | False | False | Yes |
| TRUE U Q(TRUE) | FH | True (unordered, non-signaling) | True | True | True | True | No |
| EQ_OS | 10H | Equal (ordered, signaling) | False | False | True | False | Yes |
| LT_OQ | 11H | Less-than (ordered, nonsignaling) | False | True | False | False | No |
| LE_OQ | 12H | Less-than-or-equal (ordered, nonsignaling) | False | True | True | False | No |
| UNORD_ | 13H | Unordered (signaling) | False | False | False | True | Yes |
| NEQ_US | 14H | Not-equal (unordered, signaling) | True | True | False | True | Yes |
| NLT_UQ | 15H | Not-less-than (unordered, nonsignaling) | True | False | True | True | No |
| NLE_UQ | 16H | Not-less-than-orequal (unordered, nonsignaling) | True | False | False | True | No |
| ORD_S | 17H | Ordered (signaling) | True | True | True | False | Yes |
| EQ_US | 18H | Equal (unordered, signaling) | False | False | True | True | Yes |
| NGE_UQ | 19H | Not-greater-than-orequal (unordered, nonsignaling) | False | True | False | True | No |
| NGT_UQ | 1AH | Not-greater-than (unordered, nonsignaling) | False | True | True | True | No |
| FALSE_O | 1BH | False (ordered, signaling) | False | False | False | False | Yes |
| NEQ_OS | 1CH | Not-equal (ordered, signaling) | True | True | False | False | Yes |

Table 3-9. Comparison Predicate for VCMPPD and VCMPPS Instructions (Contd.)

| Predicate | imm8 <br> Value | Description | Result: A Is 1st Operand, B Is 2nd Operand |  |  |  | Signals \#IA on QNAN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A >B | A < B | $A=B$ | Unordered ${ }^{1}$ |  |
| GE_OQ | 1DH | Greater-than-orequal (ordered, nonsignaling) | True | False | True | False | No |
| GT_OQ | 1EH | Greater-than (ordered, nonsignaling) | True | False | False | False | No |
| TRUE_US | 1FH | True (unordered, signaling) | True | True | True | True | Yes |

## NOTES:

1. If either operand A or B is a NAN.

Processors with "CPUID.1H:ECX.AVX = 1" implement the full complement of 32 predicates shown in Table 3-9, software emulation is no longer needed. Compilers and assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPPD instruction. See Table 3-10, where the notations of reg1 reg2, and reg3 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudo-ops to pre-defined constants to support a simpler intrinsic interface.

Table 3-10. Pseudo-Op and VCMPPD Implementation

| Pseudo-Op | CMPPD Implementation |
| :---: | :---: |
| VCMPEQPD regl, reg2, reg3 | VCMPPD regl, reg2, reg3, 0 |
| VCMPLTPD regl, reg 2, reg3 | VCMPPD regl, reg2, reg3, 1 |
| VCMPLEPD regl, reg2, reg3 | VCMPPD regl, reg2, reg3, 2 |
| VCMPUNORDPD reg1, reg2, reg3 | VCMPPD regl, reg2, reg3, 3 |
| VCMPNEQPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 4 |
| VCMPNLTPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 5 |
| VCMPNLEPD regl, reg2, reg3 | VCMPPD regl, reg2, reg3, 6 |
| VCMPORDPD reg1, reg2, reg3 | VCMPPD regl, reg2, reg3, 7 |


| VCMPEQ_UQPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 8 |
| :--- | :--- |
| VCMPNGEPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 9 |
| VCMPNGTPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 0AH |
| VCMPFALSEPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 0BH |
| VCMPNEQ_OQPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 0CH |

Table 3-10. Pseudo-Op and VCMPPD Implementation

| Pseudo-Op | CMPPD Implementation |
| :---: | :---: |
| VCMPGEPD regl, reg2, reg3 | VCMPPD reg1, reg2, reg3, 0DH |
| VCMPGTPD regl, reg2, reg3 | VCMPPD reg1, reg2, reg3, 0EH |
| VCMPTRUEPD regl, reg2, reg 3 | VCMPPD regl, reg2, reg3, 0FH |
| VCMPEQ_OSPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 10H |
| VCMPLT_OQPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 11 H |
| VCMPLE_OQPD reg1, reg2, reg3 | VCMPPD regl, reg2, reg3, 12H |
| VCMPUNORD_SPD reg1, reg2, reg 3 | VCMPPD reg1, reg2, reg3, 13H |
| VCMPNEQ_USPD regl, reg2, reg3 | VCMPPD reg1, reg2, reg3, 14H |
| VCMPNLT_UQPD regl, reg2, reg3 | VCMPPD reg1, reg2, reg3, 15H |
| VCMPNLE_UQPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 16H |
| VCMPORD_SPD regl, reg2, reg3 | VCMPPD regl, reg2, reg3, 17H |
| VCMPEQ_USPD regl, reg2, reg3 | VCMPPD reg1, reg2, reg3, 18H |
| VCMPNGE_UQPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 19H |
| VCMPNGT_UQPD regl, reg2, reg3 | VCMPPD reg1, reg2, reg3, 1AH |
| VCMPFALSE_OSPD regl, reg2, reg3 | VCMPPD regl, reg2, reg3, 1BH |
| VCMPNEQ_OSPD regl, reg2, reg3 | VCMPPD reg1, reg2, reg3, 1CH |
| VCMPGE_OQPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 1DH |
| VCMPGT_OQPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, 1EH |
| VCMPTRUE_USPD reg1, reg2, reg3 | VCMPPD reg1, reg2, reg3, lFH |

## Operation

## CASE (COMPARISON PREDICATE) OF

0 : OP3 $\leftarrow$ EQ_OQ; OP5 $\leftarrow$ EQ_OQ;
1: OP3 < LT_OS; OP5 $\leftarrow$ LT_OS;
2: OP3 $\leftarrow$ LE_OS; OP5 $\leftarrow$ LE_OS;
3: OP3 $\leftarrow$ UNORD_Q; OP5 $\leftarrow$ UNORD_Q;
4: OP3 $\leftarrow$ NEQ_UQ; OP5 $\leftarrow$ NEQ_UQ;
5: OP3 $\leftarrow$ NLT_US; OP5 $\leftarrow$ NLT_US;
6: OP3 $\leftarrow$ NLE_US; OP5 $\leftarrow$ NLE_US;
7: OP3 $\leftarrow$ ORD_Q; OP5 $\leftarrow$ ORD_Q;
8: OP5 $\leftarrow$ EQ_UQ;
9: OP5 $\leftarrow$ NGE_US;

```
10: OP5 < NGT_US;
11: OP5 \leftarrow FALSE_OQ;
12: OP5 < NEQ_OQ;
13: OP5 < GE_OS;
14: OP5 < GT_OS;
15: OP5 < TRUE_UQ;
16: OP5 < EQ_OS;
17: OP5 \leftarrow LT_OQ;
18: OP5 < LE_OQ;
19: OP5 < UNORD_S;
20: OP5 < NEQ_US;
21: OP5 < NLT_UQ;
22: OP5 < NLE_UQ;
23: OP5 < ORD_S;
24: OP5 < EQ_US;
25: OP5 < NGE_UQ;
26: OP5 \leftarrow NGT_UQ;
27: OP5 \leftarrow FALSE_OS;
28: OP5 < NEQ_OS;
29: OP5 < GE_OQ;
30: OP5 < GT_OQ;
31: OP5 < TRUE_US;
DEFAULT: Reserved;
```


## CMPPD (128-bit Legacy SSE version)

CMPO < SRC1[63:0] OP3 SRC2[63:0];
CMP1 $\leftarrow$ SRC1[127:64] OP3 SRC2[127:64];
IF CMPO = TRUE
THEN DEST[63:0] $\leftarrow$ FFFFFFFFFFFFFFFFFH;
ELSE DEST[63:0] $\leftarrow 0000000000000000 \mathrm{H}$; Fl;
IF CMP1 = TRUE
THEN DEST[127:64] ↔ FFFFFFFFFFFFFFFFFH;
ELSE DEST[127:64] $\leftarrow 0000000000000000 \mathrm{H}$; FI;
DEST[VLMAX-1:128] (Unmodified)
VCMPPD (VEX. 128 encoded version)
CMPO < SRC1[63:0] OP5 SRC2[63:0];
CMP1 $\leftarrow$ SRC1[127:64] OP5 SRC2[127:64];
IF CMPO = TRUE
THEN DEST[63:0] $\leftarrow$ FFFFFFFFFFFFFFFFFH;
ELSE DEST[63:0] $\leftarrow 0000000000000000 \mathrm{H}$; Fl;
IF CMP1 = TRUE
THEN DEST[127:64] $\leftarrow ~ F F F F F F F F F F F F F F F F F H ;$

```
    ELSE DEST[127:64] < 0000000000000000H; FI;
DEST[VLMAX-1:128] <0
VCMPPD (VEX. }256\mathrm{ encoded version)
CMPO < SRC1[63:0] OP5 SRC2[63:0];
CMP1 < SRC1[127:64] OP5 SRC2[127:64];
CMP2 < SRC1[191:128] OP5 SRC2[191:128];
CMP3 < SRC1[255:192] OP5 SRC2[255:192];
IF CMPO = TRUE
    THEN DEST[63:0] < FFFFFFFFFFFFFFFFFH;
    ELSE DEST[63:0] < 0000000000000000H; Fl;
IF CMP1 = TRUE
    THEN DEST[127:64] < FFFFFFFFFFFFFFFFFH;
    ELSE DEST[127:64] < 00000000000000000H; FI;
IF CMP2 = TRUE
    THEN DEST[191:128] < FFFFFFFFFFFFFFFFF;
    ELSE DEST[191:128] < 0000000000000000H; FI;
IF CMP3 = TRUE
    THEN DEST[255:192] < FFFFFFFFFFFFFFFFH;
    ELSE DEST[255:192] < 0000000000000000H; FI;
```


## Intel C/C++ Compiler Intrinsic Equivalents

CMPPD for equality __m128d _mm_cmpeq_pd(__m128d a, __m128d b)
CMPPD for less-than__m128d _mm_cmplt_pd(__m128d a, __m128d b)
CMPPD for less-than-or-equal__m128d _mm_cmple_pd(__m128d a,__m128d b)
CMPPD for greater-than__m128d _mm_cmpgt_pd(__m128d a, __m128d b)
CMPPD for greater-than-or-equal__m128d _mm_cmpge_pd(__m128d a, __m128d b)
CMPPD for inequality __m128d _mm_cmpneq_pd(__m128d a, __m128d b)
CMPPD for not-less-than __m128d _mm_cmpnlt_pd(__m128d a, __m128d b)
CMPPD for not-greater-than __m128d _mm_cmpngt_pd(__m128d a, __m128d b)
CMPPD for not-greater-than-or-equal__m128d _mm_cmpnge_pd(__m128d a, __m128d b)
CMPPD for ordered __m128d _mm_cmpord_pd(__m128d a, __m128d b)
CMPPD for unordered__m128d_mm_cmpunord_pd(__m128d a, __m128d b)
CMPPD for not-less-than-or-equal__m128d _mm_cmpnle_pd(__m128d a,__m128d b)
VCMPPD __m256 _mm256_cmp_pd(__m256 a, __m256 b, const int imm)
VCMPPD __m128 _mm_cmp_pd(__m128 a, __m128 b, const int imm)

## SIMD Floating-Point Exceptions

Invalid if SNaN operand and invalid if QNaN and predicate as listed in above table, Denormal.

## Other Exceptions

See Exceptions Type 2.

## CMPPS-Compare Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32- <br> bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF C2 /rib <br> CMPPS xmm1, xmm2/m128, imm8 | A | V/V | SSE | Compare packed singleprecision floating-point values in xmm2/mem and $x m m 1$ using imm8 as comparison predicate. |
| VEX.NDS.128.0F.WIG C2 / / ib VCMPPS $x m m 1, x m m 2, x m m 3 / m 128$, imm8 | B | V/V | AVX | Compare packed singleprecision floating-point values in $x \mathrm{~mm} 3 / \mathrm{m} 128$ and xmm2 using bits 4:0 of imm8 as a comparison predicate. |
| VEX.NDS.256.0F.WIG C2 / / ib VCMPPS ymm1, ymm2, ymm3/m256, imm8 | B | V/V | AVX | Compare packed singleprecision floating-point values in ymm3/m256 and ymm2 using bits 4:0 of imm8 as a comparison predicate. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed single-precision floating-point values in the source operand (second operand) and the destination operand (first operand) and returns the results of the comparison to the destination operand. The comparison predicate operand (third operand) specifies the type of comparison performed on each of the pairs of packed values. The result of each comparison is a doubleword mask of all 1s (comparison true) or all 0s (comparison false).
128-bit Legacy SSE version: The first source and destination operand (first operand) is an XMM register. The second source operand (second operand) can be an XMM register or 128-bit memory location. The comparison predicate operand is an 8-bit immediate, bits 2:0 of the immediate define the type of comparison to be performed (see Table 3-7). Bits 7:3 of the immediate is reserved. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. Four comparisons are performed with results written to bits 127:0 of the destination operand.

The unordered relationship is true when at least one of the two source operands being compared is a NaN ; the ordered relationship is true when neither source operand is a NaN .

A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate a fault, because a mask of all Os corresponds to a floating-point value of +0.0 and a mask of all 1s corresponds to a QNaN .
Note that processors with "CPUID.1H:ECX.AVX $=0$ " do not implement the "greaterthan", "greater-than-or-equal", "not-greater than", and "not-greater-than-or-equal relations" predicates. These comparisons can be made either by using the inverse relationship (that is, use the "not-less-than-or-equal" to make a "greater-than" comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in Table 3-7 under the heading Emulation.

Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPPS instruction, for processors with "CPUID.1H:ECX.AVX =0". See Table 3-11. Compiler should treat reserved Imm8 values as illegal syntax.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

Table 3-11. Pseudo-Ops and CMPPS

| Pseudo-Op | Implementation |
| :--- | :--- |
| CMPEQPS $x m m 1, x m m 2$ | CMPPS $x m m 1, x m m 2,0$ |
| CMPLTPS $x m m 1, x m m 2$ | CMPPS $x m m 1, x m m 2,1$ |
| CMPLEPS $x m m 1, x m m 2$ | CMPPS $x m m 1, x m m 2,2$ |
| CMPUNORDPS $x m m 1, x m m 2$ | CMPPS $x m m 1, x m m 2,3$ |
| CMPNEQPS $x m m 1, x m m 2$ | CMPPS $x m m 1, x m m 2,4$ |
| CMPNLTPS $x m m 1, x m m 2$ | CMPPS $x m m 1, x m m 2,5$ |
| CMPNLEPS $x m m 1, x m m 2$ | CMPPS $x m m 1, x m m 2,6$ |
| CMPORDPS $x m m 1, x m m 2$ | CMPPS $x m m 1, x m m 2,7$ |

The greater-than relations not implemented by processor require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)

## Enhanced Comparison Predicate for VEX-Encoded VCMPPS

VEX. 128 encoded version: The first source operand (second operand) is an XMM register. The second source operand (third operand) can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. Four comparisons are performed with results written to bits 127:0 of the destination operand.

VEX. 256 encoded version: The first source operand (second operand) is a YMM register. The second source operand (third operand) can be a YMM register or a 256bit memory location. The destination operand (first operand) is a YMM register. Eight comparisons are performed with results written to the destination operand.
The comparison predicate operand is an 8-bit immediate:

- For instructions encoded using the VEX prefix, bits 4:0 define the type of comparison to be performed (see Table 3-9). Bits 5 through 7 of the immediate are reserved.

Processors with "CPUID.1H:ECX.AVX = 1" implement the full complement of 32 predicates shown in Table 3-9, software emulation is no longer needed. Compilers and assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPPS instruction. See Table 3-12, where the notation of reg1 and reg2 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudoops to pre-defined constants to support a simpler intrinsic interface.

Table 3-12. Pseudo-Op and VCMPPS Implementation

| Pseudo-Op | CMPPS Implementation |
| :--- | :--- |
| VCMPEQPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 0 |
| VCMPLTPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 1 |
| VCMPLEPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 2 |
| VCMPUNORDPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 3 |
| VCMPNEQPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 4 |
| VCMPNLTPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 5 |
| VCMPNLEPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 6 |
| VCMPORDPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 7 |
| VCMPEQ_UQPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 8 |
| VCMPNGEPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 9 |
| VCMPNGTPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 0AH |
| VCMPFALSEPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 0BH |
| VCMPNEQ_OQPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 0CH |
| VCMPGEPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 0DH |
| VCMPGTPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, oEH |

Table 3-12. Pseudo-0p and VCMPPS Implementation

| Pseudo-Op | CMPPS Implementation |
| :---: | :---: |
| VCMPTRUEPS reg1, reg2, reg3 | VCMPPS regl, reg2, reg3, oFH |
| VCMPEQ_OSPS regl, reg2, reg3 | VCMPPS reg1, reg2, reg3, 10 H |
| VCMPLT_OQPS regl, reg2, reg3 | VCMPPS reg1, reg2, reg3, 11 H |
| VCMPLE_OQPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 12H |
| VCMPUNORD_SPS reg1, reg2, reg3 | VCMPPS regl, reg2, reg3, 13 H |
| VCMPNEQ_USPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 14H |
| VCMPNLT_UQPS regl, reg2, reg3 | VCMPPS regl, reg2, reg3, 15H |
| VCMPNLE_UQPS regl, reg2, reg3 | VCMPPS reg1, reg2, reg3, 16H |
| VCMPORD_SPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 17H |
| VCMPEQ_USPS reg1, reg2, reg3 | VCMPPS regl, reg2, reg3, 18 H |
| VCMPNGE_UQPS regl, reg2, reg3 | VCMPPS reg1, reg2, reg3, 19H |
| VCMPNGT_UQPS reg1, reg2, reg3 | VCMPPS regl, reg2, reg3, 1 AH |
| VCMPFALSE_OSPS regl, reg2, reg3 | VCMPPS reg1, reg2, reg3, 1 BH |
| VCMPNEQ_OSPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, 1 CH |
| VCMPGE_OQPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, lDH |
| VCMPGT_OQPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, lEH |
| VCMPTRUE_USPS reg1, reg2, reg3 | VCMPPS reg1, reg2, reg3, lFH |

## Operation

CASE (COMPARISON PREDICATE) OF
0 : OP3 $\leftarrow$ EQ_OQ; OP5 $\leftarrow$ EQ_OQ;
1: OP3 $\leftarrow$ LT_OS; OP5 $\leftarrow$ LT_OS;
2: OP3 $\leftarrow$ LE_OS; OP5 $\leftarrow$ LE_OS;
3: OP3 $\leftarrow$ UNORD_Q; OP5 $\leftarrow$ UNORD_Q;
4: OP3 $\leftarrow$ NEQ_UQ; OP5 $\leftarrow$ NEQ_UQ;
5: OP3 $\leftarrow$ NLT_US; OP5 $\leftarrow$ NLT_US;
6: OP3 $\leftarrow$ NLE_US; OP5 $\leftarrow$ NLE_US;
7: OP3 $\leftarrow$ ORD_Q; OP5 $\leftarrow$ ORD_Q;
8: OP5 $\leftarrow$ EQ_UQ;
9: OP5 $\leftarrow$ NGE_US;
10: OP5 $\leftarrow$ NGT_US;
11: OP5 $\leftarrow$ FALSE_OQ;
12: OP5 $\leftarrow$ NEQ_OQ;
13: OP5 $\leftarrow$ GE_OS;
14: OP5 $\leftarrow$ GT_OS;
15: OP5 $\leftarrow$ TRUE_UQ;
16: OP5 $\leftarrow$ EQ_OS;
17: OP5 $\leftarrow$ LT_OQ;
18: OP5 $\leftarrow$ LE_OQ;
19: OP5 $\leftarrow$ UNORD_S;
20: OP5 $\leftarrow$ NEQ_US;
21: OP5 $\leftarrow$ NLT_UQ;
22: OP5 $\leftarrow$ NLE_UQ;
23: OP5 $\leftarrow$ ORD_S;
24: OP5 $\leftarrow$ EQ_US;
25: OP5 $\leftarrow$ NGE_UQ;
26: OP5 $\leftarrow$ NGT_UQ;
27: OP5 $\leftarrow$ FALSE_OS;
28: OP5 $\leftarrow$ NEQ_OS;
29: OP5 $\leftarrow$ GE_OQ;
30: OP5 $\leftarrow$ GT_OQ;
31: OP5 $\leftarrow$ TRUE_US;
DEFAULT: Reserved
ASC;

CMPPS (128-bit Legacy SSE version) CMPO $\leftarrow$ SRC1[31:0] OP3 SRC2[31:0]; CMP1 < SRC1[63:32] OP3 SRC2[63:32]; CMP2 < SRC1[95:64] OP3 SRC2[95:64]; CMP3 < SRC1[127:96] OP3 SRC2[127:96]; IF CMPO = TRUE

THEN DEST[31:0] <FFFFFFFFFH;
ELSE DEST[31:0] $\leftarrow 000000000 \mathrm{H}$; FI;
IF CMP1 = TRUE
THEN DEST[63:32] $\leftarrow$ FFFFFFFFH;
ELSE DEST[63:32] $\leftarrow 000000000 \mathrm{H}$; Fl;
IF CMP2 = TRUE
THEN DEST[95:64] < FFFFFFFFH;
ELSE DEST[95:64] $\leftarrow 000000000 \mathrm{H}$; Fl;
IF CMP3 = TRUE
THEN DEST[127:96] < FFFFFFFFFH;
ELSE DEST[127:96] <000000000H; FI;
DEST[VLMAX-1:128] (Unmodified)
VCMPPS (VEX. 128 encoded version)
CMPO $\leftarrow$ SRC1[31:0] OP5 SRC2[31:0];
CMP1 < SRC1[63:32] OP5 SRC2[63:32];
CMP2 < SRC1[95:64] OP5 SRC2[95:64];

CMP3 $\leftarrow$ SRC1[127:96] OP5 SRC2[127:96];
IF CMPO = TRUE
THEN DEST[31:0] <FFFFFFFFFH;
ELSE DEST[31:0] $\leftarrow 000000000 \mathrm{H}$; FI;
IF CMP1 = TRUE
THEN DEST[63:32] $\leftarrow$ FFFFFFFFFH;
ELSE DEST[63:32] $\leftarrow 000000000 \mathrm{H}$; Fl;
IF CMP2 = TRUE
THEN DEST[95:64] $\leftarrow$ FFFFFFFFFH;
ELSE DEST[95:64] $\leftarrow 000000000 \mathrm{H}$; Fl;
IF CMP3 = TRUE
THEN DEST[127:96] \& FFFFFFFFFH;
ELSE DEST[127:96] <000000000H; FI;
DEST[VLMAX-1:128] $\leftarrow 0$
VCMPPS (VEX. 256 encoded version)
CMP0 $\leftarrow$ SRC1[31:0] OP5 SRC2[31:0];
CMP1 < SRC1[63:32] OP5 SRC2[63:32];
CMP2 $\leftarrow$ SRC1[95:64] OP5 SRC2[95:64];
CMP3 $\leftarrow$ SRC1[127:96] OP5 SRC2[127:96];
CMP4 < SRC1[159:128] OP5 SRC2[159:128];
CMP5 < SRC1[191:160] OP5 SRC2[191:160];
CMP6 < SRC1[223:192] OP5 SRC2[223:192];
CMP7 < SRC1[255:224] OP5 SRC2[255:224];
IF CMPO = TRUE
THEN DEST[31:0] <FFFFFFFFFH;
ELSE DEST[31:0] $\leftarrow 000000000 \mathrm{H}$; FI;
IF CMP1 = TRUE
THEN DEST[63:32] $\leftarrow$ FFFFFFFFFH;
ELSE DEST[63:32] $\leftarrow 000000000 \mathrm{H}$; FI ;
IF CMP2 = TRUE
THEN DEST[95:64] < FFFFFFFFH;
ELSE DEST[95:64] $\leftarrow 000000000 \mathrm{H}$; Fl;
IF CMP3 = TRUE
THEN DEST[127:96] \& FFFFFFFFFH;
ELSE DEST[127:96] $<000000000 \mathrm{H}$; FI;
IF CMP4 = TRUE
THEN DEST[159:128] ↔ FFFFFFFFF;
ELSE DEST[159:128] $\leftarrow 000000000 \mathrm{H}$; Fl;
IF CMP5 = TRUE
THEN DEST[191:160] < FFFFFFFFF;
ELSE DEST[191:160] < 000000000H; Fl;
IF CMP6 = TRUE

THEN DEST[223:192] < FFFFFFFFH;
ELSE DEST[223:192] <000000000H; Fl;
IF CMP7 = TRUE
THEN DEST[255:224] < FFFFFFFFH;
ELSE DEST[255:224] $\leftarrow 000000000 \mathrm{H}$; Fl;

Intel C/C++ Compiler Intrinsic Equivalents
CMPPS for equality __m128 _mm_cmpeq_ps(__m128 a, __m128 b)
CMPPS for less-than__m128 _mm_cmplt_ps(__m128 a, __m128 b)
CMPPS for less-than-or-equal__m128 _mm_cmple_ps(__m128 a, __m128 b)
CMPPS for greater-than __m128 _mm_cmpgt_ps(__m128 a, __m128 b)
CMPPS for greater-than-or-equal__m128 _mm_cmpge_ps(__m128 a, __m128 b)
CMPPS for inequality __m128 _mm_cmpneq_ps(__m128 a, __m128 b)
CMPPS for not-less-than __m128 _mm_cmpnlt_ps(__m128 a, __m128 b)
CMPPS for not-greater-than __m128 _mm_cmpngt_ps(__m128 a, __m128 b)
CMPPS for not-greater-than-or-equal__m128 _mm_cmpnge_ps(__m128 a, __m128 b)
CMPPS for ordered__m128 _mm_cmpord_ps(__m128 a, __m128 b)
CMPPS for unordered__m128 _mm_cmpunord_ps(__m128 a,__m128 b)
CMPPS for not-less-than-or-equal__m128 _mm_cmpnle_ps(__m128 a, __m128 b)
VCMPPS __m256 _mm256_cmp_ps(__m256 a, __m256 b, const int imm)
VCMPPS __m128 _mm_cmp_ps(__m128 a, __m128 b, const int imm)

## SIMD Floating-Point Exceptions

Invalid if SNaN operand and invalid if QNaN and predicate as listed in above table, Denormal.

## Other Exceptions

See Exceptions Type 2.

## CMPS/CMPSB/CMPSW/CMPSD/CMPSQ-Compare String Operands

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A6 | CMPS m8, m8 | A | Valid | Valid | For legacy mode, compare byte at address DS:(E)SI with byte at address ES:(E)DI; For 64-bit mode compare byte at address (R\|E)SI to byte at address (R|E)DI. The status flags are set accordingly. |
| A7 | CMPS m16, m16 | A | Valid | Valid | For legacy mode, compare word at address DS:(E)SI with word at address ES:(E)DI; For 64-bit mode compare word at address (R\|E)SI with word at address (R|E)DI. The status flags are set accordingly. |
| A7 | CMPS m32, m32 | A | Valid | Valid | For legacy mode, compare dword at address DS:(E)SI at dword at address ES:(E)DI; For 64-bit mode compare dword at address (R\|E)SI at dword at address (R|E)DI. The status flags are set accordingly. |
| REX.W + A7 | CMPS m64, m64 | A | Valid | N.E. | Compares quadword at address $(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}$ with quadword at address (R\|E)DI and sets the status flags accordingly. |
| A6 | CMPSB | A | Valid | Valid | For legacy mode, compare byte at address DS:(E)SI with byte at address ES:(E)DI; For 64-bit mode compare byte at address $(\mathrm{R} \mid \mathrm{E})$ SI with byte at address (R\|E)DI. The status flags are set accordingly. |


| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A7 | CMPSW | A | Valid | Valid | For legacy mode, compare word at address DS:(E)SI with word at address ES:(E)DI; For 64-bit mode compare word at address (R\|E)SI with word at address (R|E)DI. The status flags are set accordingly. |
| A7 | CMPSD | A | Valid | Valid | For legacy mode, compare dword at address DS:(E)SI with dword at address ES:(E)DI; For 64-bit mode compare dword at address (R\|E)SI with dword at address (R|E)DI. The status flags are set accordingly. |
| REX.W + A7 | CMPSQ | A | Valid | N.E. | Compares quadword at address ( $\mathrm{R} \mid \mathrm{E}$ )SI with quadword at address (R\|E)DI and sets the status flags accordingly. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Compares the byte, word, doubleword, or quadword specified with the first source operand with the byte, word, doubleword, or quadword specified with the second source operand and sets the status flags in the EFLAGS register according to the results.

Both source operands are located in memory. The address of the first source operand is read from DS:SI, DS:ESI or RSI (depending on the address-size attribute of the instruction is 16,32 , or 64 , respectively). The address of the second source operand is read from ES:DI, ES:EDI or RDI (again depending on the address-size attribute of the instruction is 16,32 , or 64 ). The DS segment may be overridden with a segment override prefix, but the ES segment cannot be overridden.
At the assembly-code level, two forms of this instruction are allowed: the "explicitoperands" form and the "no-operands" form. The explicit-operands form (specified with the CMPS mnemonic) allows the two source operands to be specified explicitly.

Here, the source operands should be symbols that indicate the size and location of the source values. This explicit-operand form is provided to allow documentation. However, note that the documentation provided by this form can be misleading. That is, the source operand symbols must specify the correct type (size) of the operands (bytes, words, or doublewords, quadwords), but they do not have to specify the correct location. Locations of the source operands are always specified by the DS:(E)SI (or RSI) and ES:(E)DI (or RDI) registers, which must be loaded correctly before the compare string instruction is executed.
The no-operands form provides "short forms" of the byte, word, and doubleword versions of the CMPS instructions. Here also the DS:(E)SI (or RSI) and ES:(E)DI (or RDI) registers are assumed by the processor to specify the location of the source operands. The size of the source operands is selected with the mnemonic: CMPSB (byte comparison), CMPSW (word comparison), CMPSD (doubleword comparison), or CMPSQ (quadword comparison using REX.W).

After the comparison, the (E/R)SI and (E/R)DI registers increment or decrement automatically according to the setting of the DF flag in the EFLAGS register. (If the DF flag is 0 , the (E/R)SI and (E/R)DI register increment; if the DF flag is 1 , the registers decrement.) The registers increment or decrement by 1 for byte operations, by 2 for word operations, 4 for doubleword operations. If operand size is 64, RSI and RDI registers increment by 8 for quadword operations.

The CMPS, CMPSB, CMPSW, CMPSD, and CMPSQ instructions can be preceded by the REP prefix for block comparisons. More often, however, these instructions will be used in a LOOP construct that takes some action based on the setting of the status flags before the next comparison is made. See "REP/REPE/REPZ
/REPNE/REPNZ—Repeat String Operation Prefix" in Chapter 4 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B, for a description of the REP prefix.

In 64-bit mode, the instruction's default address size is 64 bits, 32 bit address size is supported using the prefix 67 H . Use of the REX.W prefix promotes doubleword operation to 64 bits (see CMPSQ). See the summary chart at the beginning of this section for encoding data and limits.

## Operation

```
temp \leftarrow SRC1 - SRC2;
SetStatusFlags(temp);
IF (64-Bit Mode)
    THEN
        IF (Byte comparison)
        THEN IF DF = 0
            THEN
                (R|E)SI\leftarrow (R|E)SI + 1;
                (R|E)DI}\leftarrow(R|E)DI + 1;
            ELSE
```

$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}-1$;
$(\mathrm{R} \mid \mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{DI}-1 ;$
FI;
ELSE IF (Word comparison)
THEN IF DF $=0$
THEN
$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}+2 ;$
$(\mathrm{R} \mid \mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{DI}+2 ;$
ELSE
$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}-2 ;$
$(R \mid E) D I \leftarrow(R \mid E) D I-2 ;$
FI;
ELSE IF (Doubleword comparison)
THEN IF DF $=0$
THEN
$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}+4 ;$
$(R \mid E) D I \leftarrow(R \mid E) D I+4 ;$
ELSE
$(R \mid E) S I \leftarrow(R \mid E) S I-4 ;$
$(R \mid E) D I \leftarrow(R \mid E) D I-4 ;$
FI;
ELSE (* Quadword comparison *)
THEN IF DF $=0$
$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}+8 ;$
$(R \mid E) D I \leftarrow(R \mid E) D I+8 ;$
ELSE
$(R \mid E) S I \leftarrow(R \mid E) S I-8 ;$
$(R \mid E) D I \leftarrow(R \mid E) D I-8 ;$
Fl ;
FI;
ELSE (* Non-64-bit Mode *)
IF (byte comparison)
THEN IF DF $=0$
THEN
(E)SI $\leftarrow(\mathrm{E}) \mathrm{SI}+1$;
(E) $\mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+1$;

ELSE
(E)SI $\leftarrow$ (E)SI - 1;
(E)DI $\leftarrow(E) \mathrm{DI}-1 ;$

Fl ;
ELSE IF (Word comparison)
THEN IF DF $=0$
$(\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}+2$;

```
        \((\mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+2 ;\)
        ELSE
        (E)SI \(\leftarrow\) (E)SI - 2;
        (E)DI \(\leftarrow\) (E) \(\mathrm{DI}-2 ;\)
        Fl;
ELSE (* Doubleword comparison *)
    THEN IF DF = 0
        \((\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}+4\);
        (E) \(\mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+4 ;\)
    ELSE
        (E)SI \(\leftarrow\) (E)SI - 4;
        (E)DI \(\leftarrow\) (E)DI -4;
    Fl ;
FI ;
```

Fl ;

## Flags Affected

The CF, OF, SF, ZF, AF, and PF flags are set according to the temporary result of the comparison.

Protected Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#PF(fault-code) | If a page fault occurs. <br> If alignment checking is enabled and an unaligned memory <br> reference is made. |
| \#UD | If the LOCK prefix is used. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## CMPSD-Compare Scalar Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF C2/rib CMPSD xmm1, xmm2/m64, imm8 | A | V/V | SSE2 | Compare low doubleprecision floating-point value in $x m m 2 / m 64$ and xmm1 using imm8 as comparison predicate. |
| VEX.NDS.LIG.F2.0F.WIG C2 /г ib VCMPSD xmm1, xmm2, xmm3/m64, imm8 | B | V/V | AVX | Compare low double precision floating-point value in xmm3/m64 and xmm2 using bits 4:0 of imm8 as comparison predicate. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares the low double-precision floating-point values in the source operand (second operand) and the destination operand (first operand) and returns the results of the comparison to the destination operand. The comparison predicate operand (third operand) specifies the type of comparison performed. The comparison result is a quadword mask of all 1 s (comparison true) or all 0 s (comparison false).
128-bit Legacy SSE version: The first source and destination operand (first operand) is an XMM register. The second source operand (second operand) can be an XMM register or 64-bit memory location. The comparison predicate operand is an 8 -bit immediate, bits 2:0 of the immediate define the type of comparison to be performed (see Table 3-7). Bits 7:3 of the immediate is reserved. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
The unordered relationship is true when at least one of the two source operands being compared is a NaN ; the ordered relationship is true when neither source operand is a NaN .
A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate a fault, because a mask of all Os corresponds to a floating-point value of +0.0 and a mask of all 1 s corresponds to a QNaN .

Note that processors with "CPUID.1H:ECX.AVX =0" do not implement the "greaterthan", "greater-than-or-equal", "not-greater than", and "not-greater-than-or-equal
relations" predicates. These comparisons can be made either by using the inverse relationship (that is, use the "not-less-than-or-equal" to make a "greater-than" comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination operand), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in Table 3-7 under the heading Emulation.
Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPSD instruction, for processors with "CPUID.1H:ECX.AVX =0". See Table 3-13. Compiler should treat reserved Imm8 values as illegal syntax.

Table 3-13. Pseudo-Ops and CMPSD

| Pseudo-Op | Implementation |
| :--- | :--- |
| CMPEQSD $x m m 1, x m m 2$ | CMPSD $x m m 1, x m m 2,0$ |
| CMPLTSD $x m m 1, x m m 2$ | CMPSD $x m m 1, x m m 2,1$ |
| CMPLESD $x m m 1, x m m 2$ | CMPSD $x m m 1, x m m 2,2$ |
| CMPUNORDSD $x m m 1, x m m 2$ | CMPSD $x m m 1, x m m 2,3$ |
| CMPNEQSD $x m m 1, x m m 2$ | CMPSD $x m m 1, x m m 2,4$ |
| CMPNLTSD $x m m 1, x m m 2$ | CMPSD $x m m 1, x m m 2,5$ |
| CMPNLESD $x m m 1, x m m 2$ | CMPSD $x m m 1, x m m 2,6$ |
| CMPORDSD $x m m 1, x m m 2$ | CMPSD $x m m 1, x m m 2,7$ |

The greater-than relations not implemented in the processor require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Enhanced Comparison Predicate for VEX-Encoded VCMPSD

VEX. 128 encoded version: The first source operand (second operand) is an XMM register. The second source operand (third operand) can be an XMM register or a 64bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. The comparison predicate operand is an 8 -bit immediate:

- For instructions encoded using the VEX prefix, bits 4:0 define the type of comparison to be performed (see Table 3-9). Bits 5 through 7 of the immediate are reserved.
Processors with "CPUID.1H:ECX.AVX =1" implement the full complement of 32 predicates shown in Table 3-9, software emulation is no longer needed. Compilers and
assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPSD instruction. See Table 3-14, where the notations of reg1 reg2, and reg3 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudo-ops to pre-defined constants to support a simpler intrinsic interface.

Table 3-14. Pseudo-Op and VCMPSD Implementation

| Pseudo-Op | CMPSD Implementation |
| :---: | :---: |
| VCMPEQSD reg1, reg2, reg3 | VCMPSD regl, reg2, reg3, 0 |
| VCMPLTSD reg1, reg2, reg3 | VCMPSD regl, reg2, reg3, 1 |
| VCMPLESD reg1, reg2, reg3 | VCMPSD regl, reg2, reg3, 2 |
| VCMPUNORDSD reg1, reg2, reg3 | VCMPSD regl, reg2, reg3, 3 |
| VCMPNEQSD reg1, reg 2, reg 3 | VCMPSD regl, reg2, reg3, 4 |
| VCMPNLTSD reg1, reg2, reg3 | VCMPSD regl, reg2, reg3, 5 |
| VCMPNLESD reg1, reg2, reg3 | VCMPSD regl, reg2, reg3, 6 |
| VCMPORDSD reg1, reg2, reg 3 | VCMPSD regl, reg2, reg3, 7 |
| VCMPEQ_UQSD regl, reg2, reg3 | VCMPSD regl, reg2, reg3, 8 |
| VCMPNGESD reg1, reg2, reg 3 | VCMPSD regl, reg2, reg3, 9 |
| VCMPNGTSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 0 AH |
| VCMPFALSESD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 0 OH |
| VCMPNEQ_OQSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 0CH |
| VCMPGESD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 0 DH |
| VCMPGTSD regl, reg2, reg3 | VCMPSD reg1, reg2, reg3, 0 EH |
| VCMPTRUESD regl, reg2, reg3 | VCMPSD reg1, reg2, reg3, 0FH |
| VCMPEQ_OSSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 10 H |
| VCMPLT_OQSD reg1, reg2, reg3 | VCMPSD regl, reg2, reg3, 11 H |
| VCMPLE_OQSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 12H |
| VCMPUNORD_SSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 13 H |
| VCMPNEQ_USSD regl, reg2, reg3 | VCMPSD reg1, reg2, reg3, 14H |
| VCMPNLT_UQSD regl, reg2, reg3 | VCMPSD regl, reg2, reg3, 15H |
| VCMPNLE_UQSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 16H |
| VCMPORD_SSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 17H |
| VCMPEQ_USSD reg1, reg2, reg3 | VCMPSD regl, reg2, reg3, 18 H |
| VCMPNGE_UQSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 19H |
| VCMPNGT_UQSD reg1, reg2, reg3 | VCMPSD regl, reg2, reg3, 1 AH |

Table 3-14. Pseudo-Op and VCMPSD Implementation

| Pseudo-Op | CMPSD Implementation |
| :--- | :--- |
| VCMPFALSE_OSSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 1BH |
| VCMPNEQ_OSSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 1CH |
| VCMPGE_OQSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 1DH |
| VCMPGT_OQSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, 1EH |
| VCMPTRUE_USSD reg1, reg2, reg3 | VCMPSD reg1, reg2, reg3, lFH |

## Operation

```
CASE (COMPARISON PREDICATE) OF
    0: OP3 < EQ_OQ; OP5 < EQ_OQ;
    1: OP3 < LT_OS; OP5 < LT_OS;
    2: OP3 \leftarrowLE_OS; OP5 \leftarrowLE_OS;
    3: OP3 \leftarrow UNORD_Q; OP5 \leftarrow UNORD_Q;
    4: OP3 < NEQ_UQ; OP5 < NEQ_UQ;
    5: OP3 < NLT_US; OP5 < NLT_US;
    6: OP3 < NLE_US; OP5 < NLE_US;
    7: OP3 < ORD_Q; OP5 < ORD_Q;
    8: OP5 < EQ_UQ;
    9: OP5 < NGE_US;
    10: OP5 < NGT_US;
    11: OP5 < FALSE_OQ;
    12: OP5 < NEQ_OQ;
    13: OP5 < GE_OS;
    14: OP5 < GT_OS;
    15: OP5 < TRUE_UQ;
    16: OP5 < EQ_OS;
    17: OP5 < LT_OQ;
    18: OP5 < LE_OQ;
    19: OP5 < UNORD_S;
    20: OP5 < NEQ_US;
    21:OP5 < NLT_UQ;
    22: OP5 < NLE_UQ;
    23: OP5 < ORD_S;
    24: OP5 \leftarrow EQ_US;
    25: OP5 < NGE_UQ;
    26: OP5 < NGT_UQ;
    27: OP5 \leftarrow FALSE_OS;
    28: OP5 < NEQ_OS;
```

29: OP5 $\leftarrow$ GE_OQ;
30: OP5 $\leftarrow$ GT_OQ;
31: OP5 $\leftarrow$ TRUE_US;
DEFAULT: Reserved
ESAC;

CMPSD (128-bit Legacy SSE version)
CMPO $\leftarrow$ DEST[63:0] OP3 SRC[63:0];
IF CMPO = TRUE
THEN DEST[63:0] $\leftarrow$ FFFFFFFFFFFFFFFFFH;
ELSE DEST[63:0] $\leftarrow 0000000000000000 \mathrm{H}$; Fl;
DEST[VLMAX-1:64] (Unmodified)

## VCMPSD (VEX. 128 encoded version)

CMPO $\leftarrow$ SRC1[63:0] OP5 SRC2[63:0];
IF CMPO = TRUE
THEN DEST[63:0] $\leftarrow$ FFFFFFFFFFFFFFFFFFH;
ELSE DEST[63:0] < 0000000000000000H; FI;
DEST[127:64] < SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalents

CMPSD for equality__m128d _mm_cmpeq_sd(__m128d a, __m128d b)
CMPSD for less-than__m128d _mm_cmplt_sd(__m128d a, __m128d b)
CMPSD for less-than-or-equal__m128d _mm_cmple_sd(__m128d a, __m128d b)
CMPSD for greater-than__m128d _mm_cmpgt_sd(__m128d a, __m128d b)
CMPSD for greater-than-or-equal__m128d _mm_cmpge_sd(__m128d a, __m128d b)
CMPSD for inequality__m128d _mm_cmpneq_sd(__m128d a, __m128d b)
CMPSD for not-less-than__m128d _mm_cmpnlt_sd(__m128d a, __m128d b)
CMPSD for not-greater-than__m128d _mm_cmpngt_sd(__m128d a, __m128d b)
CMPSD for not-greater-than-or-equal__m128d _mm_cmpnge_sd(__m128d a, __m128d b)
CMPSD for ordered__m128d_mm_cmpord_sd(__m128d a, __m128d b)
CMPSD for unordered $\qquad$ m128d _mm_cmpunord_sd(__m128d a, __m128d b)
CMPSD for not-less-than-or-equal__m128d _mm_cmpnle_sd(__m128d a, __m128d b)
VCMPSD __m128 _mm_cmp_sd(__m128 a, __m128 b, const int imm)

## SIMD Floating-Point Exceptions

Invalid if SNaN operand, Invalid if QNaN and predicate as listed in above table, Denormal.

## Other Exceptions

See Exceptions Type 3.

## CMPSS-Compare Scalar Single-Precision Floating-Point Values

| Opcode/ | Op/ <br> En | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| F3 OF C2 /r ib | A | V/V | SSE | Compare low single- <br> Precision floating-point <br> value in $x m m 2 / m 32$ and <br> xmm1 using imm8 as <br> CMPSS $x m m 1, ~ x m m 2 / m 32, ~ i m m 8 ~$ |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares the low single-precision floating-point values in the source operand (second operand) and the destination operand (first operand) and returns the results of the comparison to the destination operand. The comparison predicate operand (third operand) specifies the type of comparison performed. The comparison result is a doubleword mask of all 1s (comparison true) or all 0s (comparison false).
128-bit Legacy SSE version: The first source and destination operand (first operand) is an XMM register. The second source operand (second operand) can be an XMM register or 64-bit memory location. The comparison predicate operand is an 8-bit immediate, bits 2:0 of the immediate define the type of comparison to be performed (see Table 3-7). Bits 7:3 of the immediate is reserved. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.

The unordered relationship is true when at least one of the two source operands being compared is a NaN ; the ordered relationship is true when neither source operand is a NaN
A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate a fault, since a mask of all 0s corresponds to a floating-point value of +0.0 and a mask of all 1s corresponds to a QNaN .

Note that processors with "CPUID.1H:ECX.AVX =0" do not implement the "greaterthan", "greater-than-or-equal", "not-greater than", and "not-greater-than-or-equal
relations" predicates. These comparisons can be made either by using the inverse relationship (that is, use the "not-less-than-or-equal" to make a "greater-than" comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination operand), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in Table 3-7 under the heading Emulation.
Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPSS instruction, for processors with "CPUID.1H:ECX.AVX =0". See Table 3-15. Compiler should treat reserved Imm8 values as illegal syntax.

Table 3-15. Pseudo-Ops and CMPSS

| Pseudo-Op | CMPSS Implementation |
| :--- | :--- |
| CMPEQSS $x m m 1, x m m 2$ | CMPSS $x m m 1, x m m 2,0$ |
| CMPLTSS $x m m 1, x m m 2$ | CMPSS $x m m 1, x m m 2,1$ |
| CMPLESS $x m m 1, x m m 2$ | CMPSS $x m m 1, x m m 2,2$ |
| CMPUNORDSS $x m m 1, x m m 2$ | CMPSS $x m m 1, x m m 2,3$ |
| CMPNEQSS $x m m 1, x m m 2$ | CMPSS $x m m 1, x m m 2,4$ |
| CMPNLTSS $x m m 1, x m m 2$ | CMPSS $x m m 1, x m m 2,5$ |
| CMPNLESS $x m m 1, x m m 2$ | CMPSS $x m m 1, x m m 2,6$ |
| CMPORDSS $x m m 1, x m m 2$ | CMPSS $x m m 1, x m m 2,7$ |

The greater-than relations not implemented in the processor require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Enhanced Comparison Predicate for VEX-Encoded VCMPSD

VEX. 128 encoded version: The first source operand (second operand) is an XMM register. The second source operand (third operand) can be an XMM register or a 32bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. The comparison predicate operand is an 8 -bit immediate:

- For instructions encoded using the VEX prefix, bits 4:0 define the type of comparison to be performed (see Table 3-9). Bits 5 through 7 of the immediate are reserved.
Processors with "CPUID.1H:ECX.AVX =1" implement the full complement of 32 predicates shown in Table 3-9, software emulation is no longer needed. Compilers and
assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPSS instruction. See Table 3-16, where the notations of reg1 reg2, and reg3 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudo-ops to pre-defined constants to support a simpler intrinsic interface.

Table 3-16. Pseudo-Op and VCMPSS Implementation

| Pseudo-Op | CMPSS Implementation |
| :---: | :---: |
| VCMPEQSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 0 |
| VCMPLTSS reg1, reg2, reg3 | VCMPSS regl, reg2, reg3, 1 |
| VCMPLESS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 2 |
| VCMPUNORDSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 3 |
| VCMPNEQSS regl, reg2, reg3 | VCMPSS reg1, reg2, reg3, 4 |
| VCMPNLTSS reg1, reg2, reg3 | VCMPSS regl, reg2, reg3, 5 |
| VCMPNLESS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 6 |
| VCMPORDSS reg1, reg2, reg3 | VCMPSS regl, reg2, reg3, 7 |
| VCMPEQ_UQSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 8 |
| VCMPNGESS reg1, reg2, reg3 | VCMPSS regl, reg2, reg3, 9 |
| VCMPNGTSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 0AH |
| VCMPFALSESS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 0 BH |
| VCMPNEQ_OQSS regl, reg2, reg3 | VCMPSS reg1, reg2, reg3, 0 CH |
| VCMPGESS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 0DH |
| VCMPGTSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 0 EH |
| VCMPTRUESS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 0FH |
| VCMPEQ_OSSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 10 H |
| VCMPLT_OQSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 11 H |
| VCMPLE_OQSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 12H |
| VCMPUNORD_SSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 13H |
| VCMPNEQ_USSS regl, reg2, reg3 | VCMPSS reg1, reg2, reg3, 14H |
| VCMPNLT_UQSS regl, reg2, reg3 | VCMPSS reg1, reg2, reg3, 15 H |
| VCMPNLE_UQSS regl, reg2, reg3 | VCMPSS reg1, reg2, reg3, 16H |
| VCMPORD_SSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 17 H |
| VCMPEQ_USSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 18 H |
| VCMPNGE_UQSS regl, reg2, reg3 | VCMPSS reg1, reg2, reg3, 19H |
| VCMPNGT_UQSS regl, reg2, reg3 | VCMPSS reg1, reg2, reg3, 1AH |

Table 3-16. Pseudo-Op and VCMPSS Implementation

| Pseudo-Op | CMPSS Implementation |
| :--- | :--- |
| VCMPFALSE_OSSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 1 BH |
| VCMPNEQ_OSSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 1 CH |
| VCMPGE_OQSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 1 DH |
| VCMPGT_OQSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, $1 E H$ |
| VCMPTRUE_USSS reg1, reg2, reg3 | VCMPSS reg1, reg2, reg3, 1 lFH |

## Operation

```
CASE (COMPARISON PREDICATE) OF
    0: OP3 < EQ_OQ; OP5 < EQ_OQ;
    1: OP3 \leftarrowLT_OS; OP5 < LT_OS;
    2: OP3 < LE_OS; OP5 < LE_OS;
    3: OP3 < UNORD_Q; OP5 < UNORD_Q;
    4: OP3 \leftarrowNEQ_UQ; OP5 < NEQ_UQ;
    5: OP3 < NLT_US; OP5 < NLT_US;
    6: OP3 \leftarrow NLE_US; OP5 \leftarrow NLE_US;
    7: OP3 \leftarrowORD_Q; OP5 \leftarrow ORD_Q;
    8: OP5 < EQ_UQ;
    9: OP5 < NGE US;
    10: OP5 < NGT_US;
    11: OP5 < FALSE_OQ;
    12: OP5 < NEQ_OQ;
    13: OP5 < GE_OS;
    14: OP5 < GT_OS;
    15: OP5 < TRUE_UQ;
    16: OP5 < EQ_OS;
    17: OP5 < LT_OQ;
    18: OP5 < LE_OQ;
    19: OP5 < UNORD_S;
    20: OP5 < NEQ_US;
    21: OP5 < NLT_UQ;
    22: OP5 < NLE_UQ;
    23: OP5 < ORD_S;
    24: OP5 < EQ_US;
    25: OP5 < NGE_UQ;
    26: OP5 < NGT_UQ;
    27: OP5 \leftarrowFALSE_OS;
    28: OP5 < NEQ_OS;
    29: OP5 < GE_OQ;
    30: OP5 < GT_OQ;
```

31: OP5 $\leftarrow$ TRUE_US;
DEFAULT: Reserved
ESAC;

CMPSS (128-bit Legacy SSE version)
CMPO $\leftarrow$ DEST[31:0] OP3 SRC[31:0];
IF CMPO = TRUE
THEN DEST[31:0] $\leftarrow$ FFFFFFFFFH;
ELSE DEST[31:0] $\leftarrow 00000000 \mathrm{H}$; Fl;
DEST[VLMAX-1:32] (Unmodified)
VCMPSS (VEX. 128 encoded version)
CMPO < SRC1[31:0] OP5 SRC2[31:0];
IF CMPO = TRUE
THEN DEST[31:0] $\leftarrow$ FFFFFFFFFH;
ELSE DEST[31:0] < 00000000H; Fl;
DEST[127:32] $\leftarrow$ SRC1[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalents

CMPSS for equality__m128 _mm_cmpeq_ss(__m128 a, __m128 b)
CMPSS for less-than__m128 _mm_cmplt_ss(__m128 a, __m128 b)
CMPSS for less-than-or-equal__m128 _mm_cmple_ss(__m128 a, __m128 b)
CMPSS for greater-than__m128 _mm_cmpgt_ss(__m128 a, __m128 b)
CMPSS for greater-than-or-equal__m128 _mm_cmpge_ss(__m128 a, __m128 b)
CMPSS for inequality__m128 _mm_cmpneq_ss(__m128 a, __m128 b)
CMPSS for not-less-than__m128 _mm_cmpnit_ss(__m128 a, __m128 b)
CMPSS for not-greater-than__m128 _mm_cmpngt_ss(__m128 a, __m128 b)
CMPSS for not-greater-than-or-equal__m128 _mm_cmpnge_ss(__m128 a, __m128 b)
CMPSS for ordered__m128 _mm_cmpord_ss(__m128 a, __m128 b)
CMPSS for unordered__m128 _mm_cmpunord_ss(__m128 a, __m128 b)
CMPSS for not-less-than-or-equal__m128 _mm_cmpnle_ss(__m128 a, __m128 b)
VCMPSS __m128 _mm_cmp_ss(__m128 a, __m128 b, const int imm)

## SIMD Floating-Point Exceptions

Invalid if SNaN operand, Invalid if QNaN and predicate as listed in above table, Denormal.

## Other Exceptions

See Exceptions Type 3.

CMPXCHG-Compare and Exchange

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ <br> Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF BO/r | CMPXCHG r/m8, r8 | A | Valid | Valid* | Compare AL with r/m8. If equal, $Z F$ is set and $r 8$ is loaded into r/m8. Else, clear ZF and load r/m8 into AL. |
| REX + OF BO/r | $\begin{aligned} & \text { CMPXCHG } \\ & \Gamma / m 8^{\star \star}, r 8 \end{aligned}$ | A | Valid | N.E. | Compare AL with r/m8. If equal, $Z F$ is set and $r 8$ is loaded into $\mathrm{r} / \mathrm{m} 8$. Else, clear ZF and load r/m8 into AL. |
| OF B1/r | $\begin{aligned} & \text { CMPXCHG r/m16, } \\ & \text { r16 } \end{aligned}$ | A | Valid | Valid* | Compare AX with r/m16. If equal, ZF is set and $r 16$ is loaded into r/m16. Else, clear ZF and load r/m16 into AX. |
| OF B1/r | $\begin{aligned} & \text { CMPXCHG r/m32, } \\ & \text { r32 } \end{aligned}$ | A | Valid | Valid* | Compare EAX with r/m32. If equal, ZF is set and $r 32$ is loaded into r/m32. Else, clear ZF and load r/m32 into EAX. |
| $\begin{aligned} & \mathrm{REX} . \mathrm{W}+\mathrm{OF} \\ & \mathrm{~B} 1 / \mathrm{I} \end{aligned}$ | CMPXCHG r/m64, r64 | A | Valid | N.E. | Compare RAX with r/m64. If equal, ZF is set and r64 is loaded into r/m64. Else, clear ZF and load r/m64 into RAX. |

NOTES:

* See the IA-32 Architecture Compatibility section below.
** In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (r,w) | ModRM:reg (r) | NA | NA |

## Description

Compares the value in the AL, AX, EAX, or RAX register with the first operand (destination operand). If the two values are equal, the second operand (source operand) is loaded into the destination operand. Otherwise, the destination operand is loaded into the AL, AX, EAX or RAX register. RAX register is available only in 64-bit mode.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically. To simplify the interface to the processor's bus, the destination operand receives a write cycle without regard to the result of the comparison. The destination operand is written back if the comparison fails; otherwise, the source operand is written into the destination. (The processor never produces a locked read without also producing a locked write.)
In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## IA-32 Architecture Compatibility

This instruction is not supported on Intel processors earlier than the Intel486 processors.

## Operation

(* Accumulator = AL, AX, EAX, or RAX depending on whether a byte, word, doubleword, or quadword comparison is being performed *)

```
IF accumulator = DEST
    THEN
        ZF}\leftarrow1
        DEST}\leftarrowSRC
    ELSE
        ZF}\leftarrow0
        accumulator }\leftarrow\mathrm{ DEST;
```

Fl ;

## Flags Affected

The ZF flag is set if the values in the destination operand and register $A L, A X$, or EAX are equal; otherwise it is cleared. The CF, PF, AF, SF, and OF flags are set according to the results of the comparison operation.

```
Protected Mode Exceptions
#GP(0) If the destination is located in a non-writable segment.
    If a memory operand effective address is outside the CS, DS,
    ES, FS, or GS segment limit.
    If the DS, ES, FS, or GS register contains a NULL segment
    selector.
#SS(0) If a memory operand effective address is outside the SS
    segment limit.
#PF(fault-code) If a page fault occurs.
```

| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| :---: | :---: |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used but the destination is not a memory <br> operand. |

CMPXCHG8B/CMPXCHG16B-Compare and Exchange Bytes
\(\left.$$
\begin{array}{|llllll|}\hline \text { Opcode } & \text { Instruction } & \begin{array}{l}\text { Op/ } \\
\text { En }\end{array} & \begin{array}{l}\text { 64-Bit } \\
\text { Mode } \\
\text { OF C7 /1 m64 }\end{array} & \text { CMPXCHG8B m64 } & \text { A }\end{array}
$$ $$
\begin{array}{l}\text { Valid } \\
\text { Compat/ } \\
\text { Leg Mode } \\
\text { Valid* }\end{array}
$$ \quad \begin{array}{l}Description <br>
Compare EDX:EAX with <br>
m64. If equal, set ZF and <br>
load ECX:EBX into m64. Else, <br>

clear ZF and load m64 into\end{array}\right\}\)| EDX:EAX. |
| :--- | :--- | :--- | :--- |

NOTES:
*See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m $(r, w)$ | NA | NA | NA |

## Description

Compares the 64-bit value in EDX:EAX (or 128-bit value in RDX: RAX if operand size is 128 bits) with the operand (destination operand). If the values are equal, the 64-bit value in ECX:EBX (or 128-bit value in RCX:RBX) is stored in the destination operand. Otherwise, the value in the destination operand is loaded into EDX:EAX (or RDX:RAX). The destination operand is an 8-byte memory location (or 16-byte memory location if operand size is 128 bits). For the EDX:EAX and ECX:EBX register pairs, EDX and ECX contain the high-order 32 bits and EAX and EBX contain the loworder 32 bits of a 64-bit value. For the RDX:RAX and RCX:RBX register pairs, RDX and RCX contain the high-order 64 bits and RAX and RBX contain the low-order 64bits of a 128-bit value.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically. To simplify the interface to the processor's bus, the destination operand receives a write cycle without regard to the result of the comparison. The destination operand is written back if the comparison fails; otherwise, the source operand is written into the destination. (The processor never produces a locked read without also producing a locked write.)
In 64-bit mode, default operation size is 64 bits. Use of the REX.W prefix promotes operation to 128 bits. Note that CMPXCHG16B requires that the destination (memory) operand be 16-byte aligned. See the summary chart at the beginning of this section for encoding data and limits. For information on the CPUID flag that indicates CMPXCHG16B, see page 3-214.

## IA-32 Architecture Compatibility

This instruction encoding is not supported on Intel processors earlier than the Pentium processors.

## Operation

```
IF (64-Bit Mode and OperandSize = 64)
    THEN
        IF (RDX:RAX = DEST)
        \(\mathrm{ZF} \leftarrow 1\);
            DEST \(\leftarrow R C X: R B X ;\)
        ELSE
            ZF \(\leftarrow 0 ;\)
            RDX \(: R A X \leftarrow\) DEST;
        FI
    ELSE
        IF (EDX:EAX = DEST)
        ZF \(\leftarrow 1\);
        DEST \(\leftarrow\) ECX:EBX;
        ELSE
        ZF \(\leftarrow 0 ;\)
        EDX:EAX \(\leftarrow\) DEST;
    FI;
FI;
```


## Flags Affected

The ZF flag is set if the destination operand and EDX:EAX are equal; otherwise it is cleared. The CF, PF, AF, SF, and OF flags are unaffected.

Protected Mode Exceptions
\#UD
\#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .

| Real-Address Mode Exceptions |  |
| :---: | :---: |
| \#UD | If the destination operand is not a memory location. |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| Virtual-8086 Mode Exceptions |  |
| \#UD | If the destination operand is not a memory location. |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
|  | If memory operand for CMPXCHG16B is not aligned on a 16-byte boundary. |
|  | If CPUID. 01 H :ECX.CMPXCHG16B[bit 13] $=0$. |
| \#UD | If the destination operand is not a memory location. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |

## COMISD-Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 2F /r <br> COMISD xmm1, xmm2/m64 | A | V/V | SSE2 | Compare low doubleprecision floating-point values in $x \mathrm{~mm} 1$ and xmm2/mem64 and set the EFLAGS flags accordingly. |
| VEX.LIG.66.0F.WIG $2 \mathrm{~F} / \mathrm{r}$ VCOMISD xmm1, xmm2/m64 | A | V/V | AVX | Compare low double precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r) | ModRM:r/m (r) | NA | NA |

## Description

Compares the double-precision floating-point values in the low quadwords of operand 1 (first operand) and operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0 . The unordered result is returned if either source operand is a NaN (QNaN or SNaN ).
Operand 1 is an XMM register; operand 2 can be an XMM register or a 64 bit memory location.

The COMISD instruction differs from the UCOMISD instruction in that it signals a SIMD floating-point invalid operation exception (\#I) when a source operand is either a QNaN or SNaN. The UCOMISD instruction signals an invalid numeric exception only if a source operand is an SNaN .

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.
Operation
RESULT $\leftarrow$ OrderedCompare(DEST[63:0] <> SRC[63:0]) \{
(* Set EFLAGS *) CASE (RESULT) OF
UNORDERED: $\quad Z F, P F, C F \leftarrow 111$;
GREATER_THAN: ..... ZF,PF,CF $\leftarrow 000$;
LESS_THAN: $\quad Z F, P F, C F \leftarrow 001$;
EQUAL: ZF,PF,CF $\leftarrow 100$;
ESAC;
$\mathrm{OF}, \mathrm{AF}, \mathrm{SF} \leftarrow 0 ;\}$
Intel C/C++ Compiler Intrinsic Equivalents
int _mm_comieq_sd (__ ..... m128d a, __m128d b)
int _mm_comilt_sd (__ m128da, ..... _m128d b)
int _mm_comile_sd (_ ..... m128d a, __m128d b)
int _mm_comigt_sd ( ..... _m ..... _m128d b)
int _mm_comige_sd (_ m128d a, ..... m128d b)
int _mm_comineq_sd ( m128d a, ..... __m128d b)
SIMD Floating-Point Exceptions
Invalid (if SNaN or QNaN operands), Denormal.
Other Exceptions
See Exceptions Type 3; additionally
\#UD ..... If VEX.vvvv != 1111B.

## COMISS-Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $2 \mathrm{~F} / \mathrm{r}$ COMISS xmm1, xmm2/m32 | A | V/V | SSE | Compare low singleprecision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly. |
| VEX.LIG.OF 2F.WIG /r VCOMISS xmm1, xmm2/m32 | A | V/V | AVX | Compare low single precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r) | ModRM:r/m (r) | NA | NA |

## Description

Compares the single-precision floating-point values in the low doublewords of operand 1 (first operand) and operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF, and AF flags in the EFLAGS register are set to 0 . The unordered result is returned if either source operand is a NaN ( QNaN or SNaN ).

Operand 1 is an XMM register; Operand 2 can be an XMM register or a 32 bit memory location.

The COMISS instruction differs from the UCOMISS instruction in that it signals a SIMD floating-point invalid operation exception (\#I) when a source operand is either a QNaN or SNaN. The UCOMISS instruction signals an invalid numeric exception only if a source operand is an SNaN .

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.
Operation
RESULT $\leftarrow$ OrderedCompare(SRC1[31:0] <> SRC2[31:0]) \{
(* Set EFLAGS *) CASE (RESULT) OF
UNORDERED: $\quad Z F, P F, C F \leftarrow 111$;
GREATER_THAN: $\quad Z F, P F, C F \leftarrow 000 ;$
LESS_THAN: $\quad$ ZF,PF,CF $\leftarrow 001$;
EQUAL: ZF,PF,CF $\leftarrow 100$;
ESAC;
$\mathrm{OF}, \mathrm{AF}, \mathrm{SF} \leftarrow 0 ;\}$
Intel C/C++ Compiler Intrinsic Equivalents
int _mm_comieq_ss ( ..... m128 a, __m128 b)
int _mm_comilt_ss (_ m128a, ..... _m128 b)
int _mm_comile_ss ( m128a, ..... __m128 b)
int _mm_comigt_ss ( m128 a, ..... m128 b)
int _mm_comige_ss m128 a, ..... _m128 b)
int _mm_comineq_ss (

$\qquad$
m128 a,
m128 b)

## SIMD Floating-Point Exceptions

Invalid (if SNaN or QNaN operands), Denormal.

## Other Exceptions

See Exceptions Type 3; additionally

$$
\text { \#UD } \quad \text { If VEX.vvvv }!=1111 \mathrm{~B} .
$$

CPUID-CPU Identification

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \mathrm{En} \end{aligned}$ | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF A2 | CPUID | A | Valid | Valid | Returns processor identification and feature information to the EAX, EBX, ECX, and EDX registers, as determined by input entered in EAX (in some cases, ECX as well). |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

The ID flag (bit 21) in the EFLAGS register indicates support for the CPUID instruction. If a software procedure can set and clear this flag, the processor executing the procedure supports the CPUID instruction. This instruction operates the same in non-64-bit modes and 64-bit mode.
CPUID returns processor identification and feature information in the EAX, EBX, ECX, and EDX registers. ${ }^{1}$ The instruction's output is dependent on the contents of the EAX register upon execution (in some cases, ECX as well). For example, the following pseudocode loads EAX with 00 H and causes CPUID to return a Maximum Return Value and the Vendor Identification String in the appropriate registers:

MOV EAX, OOH
CPUID
Table 3-17 shows information returned, depending on the initial value loaded into the EAX register. Table 3-18 shows the maximum CPUID input value recognized for each family of IA-32 processors on which CPUID is implemented.
Two types of information are returned: basic and extended function information. If a value entered for CPUID.EAX is higher than the maximum input value for basic or extended function for that processor then the data for the highest basic information leaf is returned. For example, using the Intel Core i7 processor, the following is true:

CPUID.EAX $=05 \mathrm{H}$ ( ${ }^{*}$ Returns MONITOR/MWAIT leaf. *)
CPUID.EAX = OAH (* Returns Architectural Performance Monitoring leaf. *)
CPUID.EAX $=$ OBH (* Returns Extended Topology Enumeration leaf. *)

1. On Intel 64 processors, CPUID clears the high 32 bits of the RAX/RBX/RCX/RDX registers in all modes.

> CPUID.EAX $=00 \mathrm{H}$ (* INVALID: Returns the same information as CPUID.EAX $=0$ OBH. ${ }^{*}$ )
> CPUID.EAX $=80000008 \mathrm{H}$ (* Returns linear/physical address size data. ${ }^{*}$ )
> CPUID.EAX $=8000000$ AH (* INVALID: Returns same information as CPUID.EAX $=0 B H . ~ *)$

If a value entered for CPUID.EAX is less than or equal to the maximum input value and the leaf is not supported on that processor then 0 is returned in all the registers. For example, using the Intel Core i7 processor, the following is true:

CPUID.EAX $=07 \mathrm{H}$ (*Returns $\mathrm{EAX}=E B X=E C X=E D X=0$. *)
When CPUID returns the highest basic leaf information as a result of an invalid input EAX value, any dependence on input ECX value in the basic leaf is honored.

CPUID can be executed at any privilege level to serialize instruction execution. Serializing instruction execution guarantees that any modifications to flags, registers, and memory for previous instructions are completed before the next instruction is fetched and executed.

## See also:

"Serializing Instructions" in Chapter 8, "Multiple-Processor Management," in the InteI $®^{8} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A
"Caching Translation Information" in Chapter 4, "Paging," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Table 3-17. Information Returned by CPUID Instruction

| Initial EAX <br> Value | Information Provided about the Processor |
| :---: | :--- | :--- |
|  | Basic CPUID Information |

Table 3-17. Information Returned by CPUID Instruction (Contd.)

| Initial EAX Value | Information Provided about the Processor |  |
| :---: | :---: | :---: |
| 02H | $\begin{aligned} & \text { EAX } \\ & \text { EBX } \\ & \text { ECX } \\ & \text { EDX } \end{aligned}$ | Cache and TLB Information (see Table 3-22) <br> Cache and TLB Information <br> Cache and TLB Information <br> Cache and TLB Information |
| 03H | EAX <br> EBX <br> ECX <br> EDX | Reserved. <br> Reserved. <br> Bits 00-31 of 96 bit processor serial number. (Available in Pentium III processor only; otherwise, the value in this register is reserved.) <br> Bits 32-63 of 96 bit processor serial number. (Available in Pentium III processor only; otherwise, the value in this register is reserved.) <br> NOTES: <br> Processor serial number (PSN) is not supported in the Pentium 4 processor or later. On all models, use the PSN flag (returned using CPUID) to check for PSN support before accessing the feature. <br> See AP-485, Intel Processor Identification and the CPUID Instruction (Order Number 241618) for more information on PSN. |
| CPUID leaves > 3 < 80000000 are visible only when IA32_MISC_ENABLE.BOOT_NT4[bit 22] = 0 (default). |  |  |
| Deterministic Cache Parameters Leaf |  |  |
| 04H | EAX | NOTES: <br> Leaf 04 H output depends on the initial value in ECX. <br> See also: "INPUT EAX = 4: Returns Deterministic Cache Parameters for each level on page 3-224. <br> Bits 04-00: Cache Type Field <br> 0 = Null - No more caches <br> 1 = Data Cache <br> 2 = Instruction Cache <br> 3 = Unified Cache <br> 4-31 = Reserved <br> Bits 07-05: Cache Level (starts at 1 ) <br> Bit 08: Self Initializing cache level (does not need SW initialization) <br> Bit 09: Fully Associative cache <br> Bits 13-10: Reserved <br> Bits 25-14: Maximum number of addressable IDs for logical processors sharing this cache*, ** <br> Bits 31-26: Maximum number of addressable IDs for processor cores in the physical package*, ***, **** |

Table 3-17. Information Returned by CPUID Instruction (Contd.)

| Initial EAX Value | Information Provided about the Processor |  |
| :---: | :---: | :---: |
|  | $\begin{aligned} & \text { EBX } \\ & \text { ECX } \\ & \text { EDX } \end{aligned}$ | Bits 11-00: L = System Coherency Line Size* <br> Bits 21-12: P = Physical Line partitions* <br> Bits 31-22: W = Ways of associativity* <br> Bits 31-00: S = Number of Sets* <br> Bit O: Write-Back Invalidate/Invalidate <br> $0=$ WBINVD/INVD from threads sharing this cache acts upon lower <br> level caches for threads sharing this cache. <br> 1 = WBINVD/INVD is not guaranteed to act upon lower level caches of non-originating threads sharing this cache. <br> Bit 1: Cache Inclusiveness <br> $0=$ Cache is not inclusive of lower cache levels. <br> 1 = Cache is inclusive of lower cache levels. <br> Bit 2: Complex Cache Indexing <br> 0 = Direct mapped cache. <br> 1 = A complex function is used to index the cache, potentially using all address bits. <br> Bits 31-03: Reserved $=0$ <br> NOTES: <br> * Add one to the return value to get the result. <br> ** The nearest power-of-2 integer that is not smaller than ( $1+$ EAX[25:14]) is the number of unique initial APIC IDs reserved for addressing different logical processors sharing this cache <br> *** The nearest power-of-2 integer that is not smaller than (1 + EAX[31:26]) is the number of unique Core_IDs reserved for addressing different processor cores in a physical package. Core ID is a subset of bits of the initial APIC ID. <br> ****The returned value is constant for valid initial values in ECX. Valid ECX values start from 0. |
| MONITOR/MWAIT Leaf |  |  |
| 05H | EAX | Bits 15-00: Smallest monitor-line size in bytes (default is processor's monitor granularity) <br> Bits 31-16: Reserved $=0$ <br> Bits 15-00: Largest monitor-line size in bytes (default is processor's monitor granularity) <br> Bits 31-16: Reserved $=0$ |

Table 3-17. Information Returned by CPUID Instruction (Contd.)

| Initial EAX Value | Information Provided about the Processor |  |
| :---: | :---: | :---: |
|  | ECX <br> EDX | Bit 00: Enumeration of Monitor-Mwait extensions (beyond EAX and EBX registers) supported <br> Bit 01: Supports treating interrupts as break-event for MWAIT, even when interrupts disabled <br> Bits 31-02: Reserved <br> Bits 03 -00: Number of C0* sub C-states supported using MWAIT <br> Bits 07-04: Number of C1* sub C-states supported using MWAIT <br> Bits 11-08: Number of C2* sub C-states supported using MWAIT <br> Bits 15-12: Number of C3* sub C-states supported using MWAIT <br> Bits 19-16: Number of C4* sub C-states supported using MWAIT <br> Bits 31-20: Reserved $=0$ <br> NOTE: <br> * The definition of CO through C4 states for MWAIT extension are pro-cessor-specific C-states, not ACPI C-states. |
| Thermal and Power Management Leaf |  |  |
| 06H | EAX <br> EBX <br> ECX <br> EDX | Bit 00: Digital temperature sensor is supported if set <br> Bit 01: Intel Turbo Boost Technology Available (see description of IA32_MISC_ENABLE[38]). <br> Bit 02: ARAT. APIC-Timer-always-running feature is supported if set. <br> Bit 03: Reserved <br> Bit 04: PLN. Power limit notification controls are supported if set. <br> Bit 05: ECMD. Clock modulation duty cycle extension is supported if set. <br> Bit 06: PTM. Package thermal management is supported if set. <br> Bits 31-07: Reserved <br> Bits 03-00: Number of Interrupt Thresholds in Digital Thermal Sensor Bits 31-04: Reserved <br> Bit 00: Hardware Coordination Feedback Capability (Presence of IA32_MPERF and IA32_APERF). The capability to provide a measure of delivered processor performance (since last reset of the counters), as a percentage of expected processor performance at frequency specified in CPUID Brand String <br> Bits 02-01: Reserved $=0$ <br> Bit 03: The processor supports performance-energy bias preference if CPUID.06H:ECX.SETBH[bit 3] is set and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1BOH) <br> Bits 31-04: Reserved = 0 <br> Reserved = 0 |
|  | Structured Extended Feature Flags Enumeration Leaf (Output depends on ECX input value) |  |

Table 3-17. Information Returned by CPUID Instruction (Contd.)

| Initial EAX Value |  | Information Provided about the Processor |
| :---: | :---: | :---: |
| 07H | EAX <br> EBX <br> ECX <br> EDX | Sub leaf 0 (Input ECX = 0 ). <br> Bits 31-00: Reports the maximum number of supported leaf 7 subleaves. <br> Bit 00: Supports RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE if 1. <br> Bit 06:01: Reserved <br> Bit 07: Supports Supervisor Mode Execution Protection (SMEP) if 1 <br> Bit 08: Reserved <br> Bit 09: Supports Enhanced REP MOVSB/STOSB if 1. <br> Bit 31:10: Reserved <br> Reserved <br> Reserved. |
| Direct Cache Access Information Leaf |  |  |
| 09H | $\begin{aligned} & \text { EAX } \\ & \text { EBX } \\ & \text { ECX } \\ & \text { EDX } \end{aligned}$ | Value of bits [31:0] of IA32_PLATFORM_DCA_CAP MSR (address 1F8H) <br> Reserved <br> Reserved <br> Reserved |
| Architectural Performance Monitoring Leaf |  |  |
| OAH | EAX <br> EBX <br> ECX | Bits 07 - 00: Version ID of architectural performance monitoring <br> Bits 15-08: Number of general-purpose performance monitoring counter per logical processor <br> Bits 23 -16: Bit width of general-purpose, performance monitoring counter <br> Bits 31 - 24: Length of $\in B X$ bit vector to enumerate architectural performance monitoring events <br> Bit 00: Core cycle event not available if 1 <br> Bit 01: Instruction retired event not available if 1 <br> Bit 02: Reference cycles event not available if 1 <br> Bit 03: Last-level cache reference event not available if 1 <br> Bit 04: Last-level cache misses event not available if 1 <br> Bit 05: Branch instruction retired event not available if 1 <br> Bit 06: Branch mispredict retired event not available if 1 <br> Bits 31-07: Reserved $=0$ <br> Reserved $=0$ |

Table 3-17. Information Returned by CPUID Instruction (Contd.)

| Initial EAX Value | Information Provided about the Processor |
| :---: | :---: |
|  | EDX Bits 04-00: Number of fixed-function performance counters (if Ver- <br> sion ID > 1) <br> Bits 12-05: Bit width of fixed-function performance counters (if Ver- <br> sion ID > 1) <br> Reserved $=0$ |
| Extended Topology Enumeration Leaf |  |
| OBH |  |

Table 3-17. Information Returned by CPUID Instruction (Contd.)


Table 3-17. Information Returned by CPUID Instruction (Contd.)

| Initial EAX Value | Information Provided about the Processor |  |
| :---: | :---: | :---: |
|  | $\begin{aligned} & \text { EAX } \\ & \text { EBX } \\ & \text { ECX } \\ & \text { EDX } \end{aligned}$ | Bits 31-01: Reserved <br> Bit 00: XSAVEOPT is available; <br> Reserved <br> Reserved <br> Reserved |
| Processor Extended State Enumeration Sub-leaves (EAX $=0 D H, E C X=n, n>1)$ |  |  |
| ODH | EAX <br> EBX <br> ECX <br> EDX | NOTES: <br> Leaf ODH output depends on the initial value in ECX. If $E C X$ contains an invalid sub leaf index, EAX/EBX/ECX/EDX return 0. Each valid sub-leaf index maps to a valid bit in the XCRO register starting at bit position 2 <br> Bits 31-0: The size in bytes (from the offset specified in EBX) of the save area for an extended state feature associated with a valid subleaf index, $n$. This field reports 0 if the sub-leaf index, $n$, is invalid*. <br> Bits 31-0: The offset in bytes of this extended state component's save area from the beginning of the XSAVE/XRSTOR area. <br> This field reports 0 if the sub-leaf index, $n$, is invalid*. <br> This field reports 0 if the sub-leaf index, $n$, is invalid*; otherwise it is reserved. <br> This field reports 0 if the sub-leaf index, $n$, is invalid*; otherwise it is reserved. |
| Unimplemented CPUID Leaf Functions |  |  |
| $\begin{gathered} \text { 40000000H } \\ \text { - } \\ \text { 4FFFFFFFH } \end{gathered}$ |  | Invalid. No existing or future CPU will return processor identification or feature information if the initial EAX value is in the range 40000000 H to 4FFFFFFFFH. |
| Extended Function CPUID Information |  |  |
| 80000000H | $\begin{aligned} & \text { EAX } \\ & \text { EBX } \\ & \text { ECX } \\ & \text { EDX } \end{aligned}$ | Maximum Input Value for Extended Function CPUID Information (see Table 3-18). <br> Reserved <br> Reserved <br> Reserved |

Table 3-17. Information Returned by CPUID Instruction (Contd.)

| Initial EAX Value | Information Provided about the Processor |  |
| :---: | :---: | :---: |
| 80000001H | EAX <br> EBX <br> ECX <br> EDX | Extended Processor Signature and Feature Bits. <br> Reserved <br> Bit 00: LAHF/SAHF available in 64-bit mode <br> Bits 31-01 Reserved <br> Bits 10-00: Reserved <br> Bit 11: SYSCALL/SYSRET available (when in 64-bit mode) <br> Bits 19-12: Reserved = 0 <br> Bit 20: Execute Disable Bit available <br> Bits 25-21: Reserved = 0 <br> Bit 26: 1-GByte pages are available if 1 <br> Bit 27: RDTSCP and IA32_TSC_AUX are available if 1 <br> Bits 28: Reserved $=0$ <br> Bit 29: Intel ${ }^{\circledR} 64$ Architecture available if 1 <br> Bits 31-30: Reserved = 0 |
| 80000002H | $\begin{aligned} & \text { EAX } \\ & \text { EBX } \\ & \text { ECX } \\ & \text { EDX } \end{aligned}$ | Processor Brand String Processor Brand String Continued Processor Brand String Continued Processor Brand String Continued |
| 80000003H | EAX <br> EBX <br> ECX <br> EDX | Processor Brand String Continued Processor Brand String Continued Processor Brand String Continued Processor Brand String Continued |
| 80000004H | EAX <br> EBX <br> ECX <br> EDX | Processor Brand String Continued Processor Brand String Continued Processor Brand String Continued Processor Brand String Continued |
| 80000005H | EAX <br> EBX <br> ECX <br> EDX | $\begin{aligned} & \text { Reserved }=0 \\ & \text { Reserved }=0 \\ & \text { Reserved }=0 \\ & \text { Reserved }=0 \end{aligned}$ |
| 80000006H | EAX <br> EBX <br> ECX <br> EDX | Reserved = 0 <br> Reserved $=0$ <br> Bits 07-00: Cache Line size in bytes <br> Bits 11-08: Reserved <br> Bits 15-12: L2 Associativity field * <br> Bits 31-16: Cache size in 1 K units <br> Reserved $=0$ |

Table 3-17. Information Returned by CPUID Instruction (Contd.)

| Initial EAX Value | Information Provided about the Processor |  |
| :---: | :---: | :---: |
|  |  | NOTES: <br> * L2 associativity field encodings: <br> 00H - Disabled <br> 01H - Direct mapped <br> 02H-2-way <br> 04H - 4-way <br> 06H-8-way <br> 08H-16-way <br> OFH - Fully associative |
| 80000007H | EAX <br> EBX <br> ECX <br> EDX | Reserved = 0 <br> Reserved = 0 <br> Reserved = 0 <br> Bits 07-00: Reserved $=0$ <br> Bit 08: Invariant TSC available if 1 <br> Bits 31-09: Reserved = 0 |
| 80000008H | EAX <br> EBX <br> ECX <br> EDX | Linear/Physical Address size <br> Bits 07-00: \#Physical Address Bits* <br> Bits 15-8: \#Linear Address Bits <br> Bits 31-16: Reserved $=0$ <br> Reserved $=0$ <br> Reserved $=0$ <br> Reserved $=0$ <br> NOTES: <br> * If CPUID.80000008H:EAX[7:0] is supported, the maximum physical address number supported should come from this field. |

## INPUT EAX = 0: Returns CPUID's Highest Value for Basic Processor Information and the Vendor Identification String

When CPUID executes with EAX set to 0, the processor returns the highest value the CPUID recognizes for returning basic processor information. The value is returned in the EAX register (see Table 3-18) and is processor specific.
A vendor identification string is also returned in EBX, EDX, and ECX. For Intel processors, the string is "GenuineIntel" and is expressed:
$E B X \leftarrow 756 e 6547 h$ (* "Genu", with G in the low eight bits of BL *)
EDX $\leftarrow 49656 e 69 h$ (* "inel", with $i$ in the low eight bits of DL *)
ECX $\leftarrow 6 \mathrm{c} 65746 \mathrm{eh}$ (* "ntel", with $n$ in the low eight bits of CL *)
INPUT EAX $=80000000 \mathrm{H}$ : Returns CPUID's Highest Value for Extended Processor

## Information

When CPUID executes with EAX set to 80000000 H , the processor returns the highest value the processor recognizes for returning extended processor information. The value is returned in the EAX register (see Table 3-18) and is processor specific.

Table 3-18. Highest CPUID Source Operand for Intel 64 and IA-32 Processors

| Intel 64 or IA-32 Processors | Highest Value in EAX |  |
| :---: | :---: | :---: |
|  | Basic Information | Extended Function Information |
| Earlier Intel486 Processors | CPUID Not Implemented | CPUID Not Implemented |
| Later Intel486 Processors and Pentium Processors | 01H | Not Implemented |
| Pentium Pro and Pentium II Processors, Intel ${ }^{\circ}$ Celeron ${ }^{\circ}$ Processors | 02H | Not Implemented |
| Pentium III Processors | O3H | Not Implemented |
| Pentium 4 Processors | 02H | 80000004H |
| Intel Xeon Processors | 02H | 80000004H |
| Pentium M Processor | 02H | 80000004H |
| Pentium 4 Processor supporting Hyper-Threading Technology | 05H | 80000008H |
| Pentium D Processor (8xx) | 05H | 80000008H |
| Pentium D Processor (9xx) | 06H | 80000008H |
| Intel Core Duo Processor | OAH | 80000008H |
| Intel Core 2 Duo Processor | OAH | 80000008H |
| Intel Xeon Processor 3000, 5100, 5200, 5300, 5400 Series | OAH | 80000008H |
| Intel Core 2 Duo Processor 8000 Series | ODH | 80000008H |
| Intel Xeon Processor 5200, 5400 Series | OAH | 80000008H |
| Intel Atom Processor | OAH | 80000008H |
| Intel Core i7 Processor | OBH | 80000008H |

## IA32_BIOS_SIGN_ID Returns Microcode Update Signature

For processors that support the microcode update facility, the IA32_BIOS_SIGN_ID MSR is loaded with the update signature whenever CPUID executes. The signature is returned in the upper DWORD. For details, see Chapter 9 in the Intel $\circledR^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

## INPUT EAX = 1: Returns Model, Family, Stepping Information

When CPUID executes with EAX set to 1, version information is returned in EAX (see Figure 3-5). For example: model, family, and processor type for the Intel Xeon processor 5100 series is as follows:

- Model - 1111B
- Family - 0101B
- Processor Type - 00B

See Table 3-19 for available processor type values. Stepping IDs are provided as needed.


Figure 3-5. Version Information Returned by CPUID in EAX

Table 3-19. Processor Type Field

| Type | Encoding |
| :--- | :---: |
| Original OEM Processor | 00 B |
| Intel OverDrive ${ }^{\circ}$ Processor | 01 B |

Table 3-19. Processor Type Field

| Type | Encoding |
| :--- | :---: |
| Dual processor (not applicable to Intel486 <br> processors) | 10B |
| Intel reserved | 11 B |

## NOTE

See Chapter 14 in the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for information on identifying earlier IA-32 processors.

The Extended Family ID needs to be examined only when the Family ID is OFH. Integrate the fields into a display using the following rule:

```
IF Family_ID = OFH
    THEN DisplayFamily = Family_ID;
    ELSE DisplayFamily = Extended_Family_ID + Family_ID;
    (* Right justify and zero-extend 4-bit field. *)
FI;
```

(* Show DisplayFamily as HEX field. *)

The Extended Model ID needs to be examined only when the Family ID is 06 H or 0 FH . Integrate the field into a display using the following rule:

```
IF (Family_ID = 06H or Family_ID = 0FH)
    THEN DisplayModel = (Extended_Model_ID < 4) + Model_ID;
    (* Right justify and zero-extend 4-bit field; display Model_ID as HEX field.*)
    ELSE DisplayModel = Model_ID;
```

FI;
(* Show DisplayModel as HEX field. *)

## INPUT EAX = 1: Returns Additional Information in EBX

When CPUID executes with EAX set to 1 , additional information is returned to the EBX register:

- Brand index (low byte of EBX) - this number provides an entry into a brand string table that contains brand strings for IA-32 processors. More information about this field is provided later in this section.
- CLFLUSH instruction cache line size (second byte of EBX) - this number indicates the size of the cache line flushed with CLFLUSH instruction in 8-byte increments. This field was introduced in the Pentium 4 processor.
- Local APIC ID (high byte of EBX) - this number is the 8-bit ID that is assigned to the local APIC on the processor during power up. This field was introduced in the Pentium 4 processor.


## INPUT EAX = 1: Returns Feature Information in ECX and EDX

When CPUID executes with EAX set to 1, feature information is returned in ECX and EDX.

- Figure 3-6 and Table 3-20 show encodings for ECX.
- Figure 3-7 and Table 3-21 show encodings for EDX.

For all feature flags, a 1 indicates that the feature is supported. Use Intel to properly interpret feature flags.

## NOTE

Software must confirm that a processor feature is present using feature flags returned by CPUID prior to using the feature. Software should not depend on future offerings retaining all features.


Figure 3-6. Feature Information Returned in the ECX Register

Table 3-20. Feature Information Returned in the ECX Register

| Bit \# | Mnemonic | Description |
| :---: | :---: | :---: |
| 0 | SSE3 | Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology. |
| 1 | PCLMULQDQ | PCLMULQDQ. A value of 1 indicates the processor supports the PCLMULQDQ instruction |
| 2 | DTES64 | 64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout |
| 3 | MONITOR | MONITOR/MWAIT. A value of 1 indicates the processor supports this feature. |
| 4 | DS-CPL | CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the Debug Store feature to allow for branch message storage qualified by CPL. |
| 5 | VMX | Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology |
| 6 | SMX | Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 6, "Safer Mode Extensions Reference". |
| 7 | EIST | Enhanced Intel SpeedStep ${ }^{\circledR}$ technology. A value of 1 indicates that the processor supports this technology. |
| 8 | TM2 | Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology. |
| 9 | SSSE3 | A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor |
| 10 | CNXT-ID | L1 Context ID. A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details. |
| 11 | Reserved | Reserved |
| 12 | FMA | A value of 1 indicates the processor supports FMA extensions using YMM state. |
| 13 | CMPXCHG16B | CMPXCHG16B Available. A value of 1 indicates that the feature is available. See the "CMPXCHG8B/CMPXCHG16B-Compare and Exchange Bytes" section in this chapter for a description. |
| 14 | xTPR Update Control | xTPR Update Control. A value of 1 indicates that the processor supports changing IA32_MISC_ENABLE[bit 23]. |
| 15 | PDCM | Perfmon and Debug Capability: A value of 1 indicates the processor supports the performance and debug feature indication MSR IA32_PERF_CAPABILITIES. |

Table 3-20. Feature Information Returned in the ECX Register (Contd.)

| Bit \# | Mnemonic | Description |
| :---: | :---: | :---: |
| 16 | Reserved | Reserved |
| 17 | PCID | Process-context identifiers. A value of 1 indicates that the processor supports PCIDs and that software may set CR4.PCIDE to 1. |
| 18 | DCA | A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device. |
| 19 | SSE4.1 | A value of 1 indicates that the processor supports SSE4.1. |
| 20 | SSE4.2 | A value of 1 indicates that the processor supports SSE4.2. |
| 21 | x2APIC | A value of 1 indicates that the processor supports $\times 2$ APIC feature. |
| 22 | MOVBE | A value of 1 indicates that the processor supports MOVBE instruction. |
| 23 | POPCNT | A value of 1 indicates that the processor supports the POPCNT instruction. |
| 24 | TSC-Deadline | A value of 1 indicates that the processor's local APIC timer supports one-shot operation using a TSC deadline value. |
| 25 | AESNI | A value of 1 indicates that the processor supports the AESNI instruction extensions. |
| 26 | XSAVE | A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCRO. |
| 27 | OSXSAVE | A value of 1 indicates that the OS has enabled XSETBV/XGETBV instructions to access XCRO, and support for processor extended state management using XSAVE/XRSTOR. |
| 28 | AVX | A value of 1 indicates the processor supports the AVX instruction extensions. |
| 29 | Reserved | Reserved |
| 30 | RDRAND | A value of 1 indicates that processor supports RDRAND instruction. |
| 31 | Not Used | Always returns 0 |



Figure 3-7. Feature Information Returned in the EDX Register

Table 3-21. More on Feature Information Returned in the EDX Register

| Bit \# | Mnemonic | Description |
| :---: | :---: | :---: |
| 0 | FPU | Floating Point Unit On-Chip. The processor contains an x87 FPU. |
| 1 | VME | Virtual 8086 Mode Enhancements. Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags. |
| 2 | DE | Debugging Extensions. Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5. |
| 3 | PSE | Page Size Extension. Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs. |
| 4 | TSC | Time Stamp Counter. The RDTSC instruction is supported, including CR4.TSD for controlling privilege. |
| 5 | MSR | Model Specific Registers RDMSR and WRMSR Instructions. The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent. |
| 6 | PAE | Physical Address Extension. Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 Mbyte pages if PAE bit is 1 . |
| 7 | MCE | Machine Check Exception. Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature. |
| 8 | CX8 | CMPXCHG8B Instruction. The compare-and-exchange 8 bytes ( 64 bits) instruction is supported (implicitly locked and atomic). |
| 9 | APIC | APIC On-Chip. The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFEOOOOH to FFFEOFFFH (by default - some processors permit the APIC to be relocated). |
| 10 | Reserved | Reserved |
| 11 | SEP | SYSENTER and SYSEXIT Instructions. The SYSENTER and SYSEXIT and associated MSRs are supported. |
| 12 | MTRR | Memory Type Range Registers. MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported. |

Table 3-21. More on Feature Information Returned in the EDX Register (Contd.)

| Bit \# | Mnemonic | Description |
| :---: | :---: | :---: |
| 13 | PGE | Page Global Bit. The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature. |
| 14 | MCA | Machine Check Architecture. The Machine Check Architecture, which provides a compatible mechanism for error reporting in P6 family, Pentium 4, Intel Xeon processors, and future processors, is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported. |
| 15 | CMOV | Conditional Move Instructions. The conditional move instruction CMOV is supported. In addition, if x87 fPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported |
| 16 | PAT | Page Attribute Table. Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity. |
| 17 | PSE-36 | 36-Bit Page Size Extension. 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32 -bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size. |
| 18 | PSN | Processor Serial Number. The processor supports the 96-bit processor identification number feature and the feature is enabled. |
| 19 | CLFSH | CLFLUSH Instruction. CLFLUSH Instruction is supported. |
| 20 | Reserved | Reserved |
| 21 | DS | Debug Store. The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities (see Chapter 20 , "Introduction to Virtual-Machine Extensions," in the Intel' 64 and $I A-32$ Architectures Software Developer's Manual, Volume 3B). |
| 22 | ACPI | Thermal Monitor and Software Controlled Clock Facilities. The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control. |
| 23 | MMX | Intel MMX Technology. The processor supports the Intel MMX technology. |
| 24 | FXSR | FXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions. |

Table 3-21. More on Feature Information Returned in the EDX Register (Contd.)

| Bit \# | Mnemonic | Description |
| :---: | :--- | :--- |
| 25 | SSE | SSE. The processor supports the SSE extensions. |
| 26 | SSE2 | SSE2. The processor supports the SSE2 extensions. |
| 27 | SS | Self Snoop. The processor supports the management of conflicting memory <br> types by performing a snoop of its own cache structure for transactions <br> issued to the bus. |
| 28 | HTT | Multi-Threading. The physical processor package is capable of supporting <br> more than one logical processor. |
| 29 | TM | Thermal Monitor. The processor implements the thermal monitor <br> automatic thermal control circuitry (TCC). |
| 30 | Reserved | Reserved |
| 31 | PBE | Pending Break Enable. The processor supports the use of the <br> fERR\#/PBE\# pin when the processor is in the stop-lock state (STPCLK\#\# is <br> asserted) to signal the processor that an interrupt is pending and that the <br> processor should return to normal operation to handle the interrupt. Bit 10 <br> (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability. |

## INPUT EAX = 2: TLB/Cache/Prefetch Information Returned in EAX, EBX, ECX, EDX

When CPUID executes with EAX set to 2, the processor returns information about the processor's internal TLBs, cache and prefetch hardware in the EAX, EBX, ECX, and EDX registers. The information is reported in encoded form and fall into the following categories:

- The least-significant byte in register EAX (register AL) indicates the number of times the CPUID instruction must be executed with an input value of 2 to get a complete description of the processor's TLB/Cache/Prefetch hardware. The Intel Xeon processor 7400 series will return a 1 .
- The most significant bit (bit 31) of each register indicates whether the register contains valid information (set to 0 ) or is reserved (set to 1 ).
- If a register contains valid information, the information is contained in 1 byte descriptors. There are four types of encoding values for the byte descriptor, the encoding type is noted in the second column of Table 3-22. Table 3-22 lists the encoding of these descriptors. Note that the order of descriptors in the EAX, EBX, ECX, and EDX registers is not defined; that is, specific bytes are not designated to contain descriptors for specific cache, prefetch, or TLB types. The descriptors may appear in any order. Note also a processor may report a general descriptor type (FFH) and not report any byte descriptor of "cache type" via CPUID leaf 2.

Table 3-22. Encoding of CPUID Leaf 2 Descriptors

| Value | Type | Description |
| :---: | :---: | :---: |
| 00H | General | Null descriptor, this byte contains no information |
| 01H | TLB | Instruction TLB: 4 KByte pages, 4-way set associative, 32 entries |
| 02H | TLB | Instruction TLB: 4 MByte pages, fully associative, 2 entries |
| 03H | TLB | Data TLB: 4 KByte pages, 4-way set associative, 64 entries |
| 04H | TLB | Data TLB: 4 MByte pages, 4-way set associative, 8 entries |
| 05H | TLB | Data TLB1: 4 MByte pages, 4-way set associative, 32 entries |
| 06H | Cache | 1st-level instruction cache: 8 KBytes, 4-way set associative, 32 byte line size |
| 08H | Cache | 1st-level instruction cache: 16 KBytes, 4-way set associative, 32 byte line size |
| 09H | Cache | 1st-level instruction cache: 32KBytes, 4-way set associative, 64 byte line size |
| OAH | Cache | 1st-level data cache: 8 KBytes, 2-way set associative, 32 byte line size |
| OBH | TLB | Instruction TLB: 4 MByte pages, 4-way set associative, 4 entries |
| OCH | Cache | 1st-level data cache: 16 KBytes, 4-way set associative, 32 byte line size |
| ODH | Cache | 1st-level data cache: 16 KBytes, 4-way set associative, 64 byte line size |
| OEH | Cache | 1st-level data cache: 24 KBytes, 6-way set associative, 64 byte line size |
| 21H | Cache | 2nd-level cache: 256 KBytes, 8-way set associative, 64 byte line size |
| 22 H | Cache | 3rd-level cache: 512 KBytes, 4-way set associative, 64 byte line size, 2 lines per sector |
| 23H | Cache | 3rd-level cache: 1 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector |
| 25H | Cache | 3rd-level cache: 2 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector |
| 29H | Cache | 3rd-level cache: 4 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector |
| 2 CH | Cache | 1st-level data cache: 32 KBytes, 8-way set associative, 64 byte line size |
| 30 H | Cache | 1st-level instruction cache: 32 KBytes, 8-way set associative, 64 byte line size |
| 40H | Cache | No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rdlevel cache |
| 41H | Cache | 2nd-level cache: 128 KBytes, 4-way set associative, 32 byte line size |
| 42H | Cache | 2nd-level cache: 256 KBytes, 4-way set associative, 32 byte line size |
| 43H | Cache | 2nd-level cache: 512 KBytes, 4-way set associative, 32 byte line size |
| 44H | Cache | 2nd-level cache: 1 MByte, 4-way set associative, 32 byte line size |
| 45H | Cache | 2nd-level cache: 2 MByte, 4-way set associative, 32 byte line size |

Table 3-22. Encoding of CPUID Leaf 2 Descriptors (Contd.)

| Value | Type | Description |
| :---: | :---: | :---: |
| 46H | Cache | 3rd-level cache: 4 MByte, 4-way set associative, 64 byte line size |
| 47H | Cache | 3rd-level cache: 8 MByte, 8-way set associative, 64 byte line size |
| 48H | Cache | 2nd-level cache: 3MByte, 12-way set associative, 64 byte line size |
| 49H | Cache | 3rd-level cache: 4MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family OFH, Model 06H); <br> 2nd-level cache: 4 MByte, 16-way set associative, 64 byte line size |
| 4AH | Cache | 3rd-level cache: 6MByte, 12-way set associative, 64 byte line size |
| 4BH | Cache | 3rd-level cache: 8MByte, 16-way set associative, 64 byte line size |
| 4CH | Cache | 3rd-level cache: 12MByte, 12-way set associative, 64 byte line size |
| 4DH | Cache | 3rd-level cache: 16MByte, 16-way set associative, 64 byte line size |
| 4EH | Cache | 2nd-level cache: 6MByte, 24-way set associative, 64 byte line size |
| 4FH | TLB | Instruction TLB: 4 KByte pages, 32 entries |
| 50H | TLB | Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 64 entries |
| 51H | TLB | Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 128 entries |
| 52H | TLB | Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 256 entries |
| 55H | TLB | Instruction TLB: 2-MByte or 4-MByte pages, fully associative, 7 entries |
| 56H | TLB | Data TLBO: 4 MByte pages, 4-way set associative, 16 entries |
| 57H | TLB | Data TLB0: 4 KByte pages, 4-way associative, 16 entries |
| 59H | TLB | Data TLB0: 4 KByte pages, fully associative, 16 entries |
| 5AH | TLB | Data TLB0: 2-MByte or 4 MByte pages, 4-way set associative, 32 entries |
| 5BH | TLB | Data TLB: 4 KByte and 4 MByte pages, 64 entries |
| 5 CH | TLB | Data TLB: 4 KByte and 4 MByte pages, 128 entries |
| 5DH | TLB | Data TLB: 4 KByte and 4 MByte pages,256 entries |
| 60H | Cache | 1st-level data cache: 16 KByte, 8-way set associative, 64 byte line size |
| 66 H | Cache | 1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size |
| 67H | Cache | 1st-level data cache: 16 KByte, 4-way set associative, 64 byte line size |
| 68H | Cache | 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size |
| 70H | Cache | Trace cache: $12 \mathrm{~K}-\mu \mathrm{op}$, 8-way set associative |
| 71H | Cache | Trace cache: $16 \mathrm{~K}-\mu \mathrm{op}$, 8-way set associative |
| 72H | Cache | Trace cache: $32 \mathrm{~K}-\mu \mathrm{op}$, 8-way set associative |
| 76H | TLB | Instruction TLB: 2M/4M pages, fully associative, 8 entries |
| 78H | Cache | 2nd-level cache: 1 MByte, 4-way set associative, 64byte line size |

Table 3-22. Encoding of CPUID Leaf 2 Descriptors (Contd.)

| Value | Type | Description |
| :---: | :---: | :---: |
| 79H | Cache | 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector |
| 7AH | Cache | 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector |
| 7BH | Cache | 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector |
| 7CH | Cache | 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector |
| 7DH | Cache | 2nd-level cache: 2 MByte, 8-way set associative, 64byte line size |
| 7FH | Cache | 2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size |
| 80H | Cache | 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size |
| 82 H | Cache | 2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size |
| 83H | Cache | 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size |
| 84H | Cache | 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size |
| 85H | Cache | 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size |
| 86H | Cache | 2nd-level cache: 512 KByte, 4-way set associative, 64 byte line size |
| 87H | Cache | 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size |
| BOH | TLB | Instruction TLB: 4 KByte pages, 4-way set associative, 128 entries |
| B1H | TLB | Instruction TLB: 2M pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries |
| B2H | TLB | Instruction TLB: 4KByte pages, 4-way set associative, 64 entries |
| B3H | TLB | Data TLB: 4 KByte pages, 4-way set associative, 128 entries |
| B4H | TLB | Data TLB1: 4 KByte pages, 4-way associative, 256 entries |
| BAH | TLB | Data TLB1: 4 KByte pages, 4-way associative, 64 entries |
| COH | TLB | Data TLB: 4 KByte and 4 MByte pages, 4-way associative, 8 entries |
| CAH | STLB | Shared 2nd-Level TLB: 4 KByte pages, 4-way associative, 512 entries |
| DOH | Cache | 3rd-level cache: 512 KByte, 4-way set associative, 64 byte line size |
| D1H | Cache | 3rd-level cache: 1 MByte, 4-way set associative, 64 byte line size |
| D2H | Cache | 3rd-level cache: 2 MByte, 4-way set associative, 64 byte line size |
| D6H | Cache | 3rd-level cache: 1 MByte, 8-way set associative, 64 byte line size |
| D7H | Cache | 3rd-level cache: 2 MByte, 8-way set associative, 64 byte line size |
| D8H | Cache | 3rd-level cache: 4 MByte, 8-way set associative, 64 byte line size |
| DCH | Cache | 3rd-level cache: 1.5 MByte, 12-way set associative, 64 byte line size |
| DDH | Cache | 3rd-level cache: 3 MByte, 12-way set associative, 64 byte line size |
| DEH | Cache | 3rd-level cache: 6 MByte, 12-way set associative, 64 byte line size |

Table 3-22. Encoding of CPUID Leaf 2 Descriptors (Contd.)

| Value | Type | Description |
| :---: | :---: | :--- |
| E2H | Cache | 3rd-level cache: 2 MByte, 16-way set associative, 64 byte line size |
| E3H | Cache | 3rd-level cache: 4 MByte, 16-way set associative, 64 byte line size |
| E4H | Cache | 3rd-level cache: 8 MByte, 16-way set associative, 64 byte line size |
| EAH | Cache | 3rd-level cache: 12MByte, 24-way set associative, 64 byte line size |
| EBH | Cache | 3rd-level cache: 18MByte, 24-way set associative, 64 byte line size |
| ECH | Cache | 3rd-level cache: 24MByte, 24-way set associative, 64 byte line size |
| FOH | Prefetch | 64-Byte prefetching |
| F1H | Prefetch | 128-Byte prefetching |
| FFH | General | CPUID leaf 2 does not report cache descriptor information, use CPUID leaf 4 to <br> query cache parameters |

## Example 3-1. Example of Cache and TLB Interpretation

The first member of the family of Pentium 4 processors returns the following information about caches and TLBs when the CPUID executes with an input value of 2 :

| EAX | $665 B 5001 \mathrm{H}$ |
| :--- | :--- |
| EBX | $0 H$ |
| ECX | $0 H$ |
| EDX | $007 A 7000 H$ |

Which means:

- The least-significant byte (byte 0) of register EAX is set to 01 H . This indicates that CPUID needs to be executed once with an input value of 2 to retrieve complete information about caches and TLBs.
- The most-significant bit of all four registers (EAX, EBX, ECX, and EDX) is set to 0, indicating that each register contains valid 1-byte descriptors.
- Bytes 1, 2, and 3 of register EAX indicate that the processor has:
- 50H - a 64-entry instruction TLB, for mapping 4-KByte and 2-MByte or 4MByte pages.
- 5BH - a 64-entry data TLB, for mapping 4-KByte and 4-MByte pages.
- 66H - an 8-KByte 1st level data cache, 4-way set associative, with a 64-Byte cache line size.
- The descriptors in registers EBX and ECX are valid, but contain NULL descriptors.
- Bytes $0,1,2$, and 3 of register EDX indicate that the processor has:
- 00 H - NULL descriptor.
- 70H - Trace cache: 12 K- $\mu$ op, 8-way set associative.
- 7AH - a 256-KByte 2nd level cache, 8-way set associative, with a sectored, 64-byte cache line size.
- 00 H - NULL descriptor.


## INPUT EAX = 04H: Returns Deterministic Cache Parameters for Each Level

When CPUID executes with EAX set to 04 H and ECX contains an index value, the processor returns encoded data that describe a set of deterministic cache parameters (for the cache level associated with the input in ECX). Valid index values start from 0.

Software can enumerate the deterministic cache parameters for each level of the cache hierarchy starting with an index value of 0, until the parameters report the value associated with the cache type field is 0 . The architecturally defined fields reported by deterministic cache parameters are documented in Table 3-17.
This Cache Size in Bytes
$=($ Ways +1$) *($ Partitions +1$) *($ Line_Size +1$) *($ Sets +1$)$
$=(E B X[31: 22]+1) *(E B X[21: 12]+1) *(E B X[11: 0]+1) *(E C X+1)$

The CPUID leaf 04H also reports data that can be used to derive the topology of processor cores in a physical package. This information is constant for all valid index values. Software can query the raw data reported by executing CPUID with EAX $=04 \mathrm{H}$ and $\mathrm{ECX}=0$ and use it as part of the topology enumeration algorithm described in Chapter 8, "Multiple-Processor Management," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## INPUT EAX = 05H: Returns MONITOR and MWAIT Features

When CPUID executes with EAX set to 05 H , the processor returns information about features available to MONITOR/MWAIT instructions. The MONITOR instruction is used for address-range monitoring in conjunction with MWAIT instruction. The MWAIT instruction optionally provides additional extensions for advanced power management. See Table 3-17.

## INPUT EAX = 06H: Returns Thermal and Power Management Features

When CPUID executes with EAX set to 06 H , the processor returns information about thermal and power management features. See Table 3-17.

## INPUT EAX = 07H: Returns Structured Extended Feature Enumeration Information

When CPUID executes with EAX set to 7 and ECX $=0$, the processor returns information about the maximum number of sub-leaves that contain extended feature flags. See Table 3-17.

When CPUID executes with EAX set to 7 and ECX $=n$ ( $n>1$ and less than the num-
ber of non-zero bits in CPUID. $(E A X=07 \mathrm{H}, \mathrm{ECX}=0 \mathrm{H}) . \mathrm{EAX}$, the processor returns information about extended feature flags. See Table 3-17. In subleaf 0, only EAX has the number of subleafs. In subleaf 0, EBX, ECX \& EDX all contain extended feature flags.

## INPUT EAX = 09H: Returns Direct Cache Access Information

When CPUID executes with EAX set to 09H, the processor returns information about Direct Cache Access capabilities. See Table 3-17.

## INPUT EAX = OAH: Returns Architectural Performance Monitoring Features

When CPUID executes with EAX set to OAH, the processor returns information about support for architectural performance monitoring capabilities. Architectural performance monitoring is supported if the version ID (see Table 3-17) is greater than Pn 0. See Table 3-17.

For each version of architectural performance monitoring capability, software must enumerate this leaf to discover the programming facilities and the architectural performance events available in the processor. The details are described in Chapter 20, "Introduction to Virtual-Machine Extensions," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B.

## INPUT EAX = OBH: Returns Extended Topology Information

When CPUID executes with EAX set to OBH, the processor returns information about extended topology enumeration data. Software must detect the presence of CPUID leaf OBH by verifying (a) the highest leaf index supported by CPUID is $>=0 \mathrm{BH}$, and (b) CPUID.0BH:EBX[15:0] reports a non-zero value. See Table 3-17.

## INPUT EAX = ODH: Returns Processor Extended States Enumeration Information

When CPUID executes with EAX set to ODH and ECX $=0$, the processor returns information about the bit-vector representation of all processor state extensions that are supported in the processor and storage size requirements of the XSAVE/XRSTOR area. See Table 3-17.

When CPUID executes with EAX set to ODH and ECX $=n$ ( $n>1$, and is a valid subleaf index), the processor returns information about the size and offset of each processor extended state save area within the XSAVE/XRSTOR area. See Table 3-17. Software can use the forward-extendable technique depicted below to query the valid sub-leaves and obtain size and offset information for each processor extended state save area:

[^0]
## METHODS FOR RETURNING BRANDING INFORMATION

Use the following techniques to access branding information:

1. Processor brand string method; this method also returns the processor's maximum operating frequency
2. Processor brand index; this method uses a software supplied brand string table.

These two methods are discussed in the following sections. For methods that are available in early processors, see Section: "Identification of Earlier IA-32 Processors" in Chapter 14 of the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

## The Processor Brand String Method

Figure 3-8 describes the algorithm used for detection of the brand string. Processor brand identification software should execute this algorithm on all Intel 64 and IA-32 processors.
This method (introduced with Pentium 4 processors) returns an ASCII brand identification string and the maximum operating frequency of the processor to the EAX, EBX, ECX, and EDX registers.


Figure 3-8. Determination of Support for the Processor Brand String

## How Brand Strings Work

To use the brand string method, execute CPUID with EAX input of 8000002 H through 80000004H. For each input value, CPUID returns 16 ASCII characters using EAX, EBX, ECX, and EDX. The returned string will be NULL-terminated.
Table 3-23 shows the brand string that is returned by the first processor in the Pentium 4 processor family.

Table 3-23. Processor Brand String Returned with Pentium 4 Processor

| EAX Input Value | Return Values | ASCII Equivalent |
| :---: | :---: | :---: |
| 80000002H | $\begin{aligned} & \mathrm{EAX}=20202020 \mathrm{H} \\ & \mathrm{EBX}=20202020 \mathrm{H} \\ & \mathrm{ECX}=20202020 \mathrm{H} \\ & \mathrm{EDX}=6 \mathrm{E} 492020 \mathrm{H} \end{aligned}$ | $\begin{array}{\|cc} \hline " & " \\ " & " \\ " & " \\ \text { "nl " } \end{array}$ |
| 80000003H | $\begin{aligned} & \mathrm{EAX}=286 \mathrm{C} 6574 \mathrm{H} \\ & \mathrm{EBX}=50202952 \mathrm{H} \\ & \mathrm{ECX}=69746 \mathrm{E} 65 \mathrm{H} \\ & \mathrm{EDX}=52286 \mathrm{D} 75 \mathrm{H} \end{aligned}$ | "(let" <br> "P )R" <br> "itne" <br> " R (mu" |
| 80000004H | $\begin{aligned} & E A X=20342029 H \\ & E B X=20555043 H \\ & E C X=30303531 H \\ & E D X=007 A 484 D H \end{aligned}$ | " 4 )" <br> " UPC" <br> "0051" <br> " 102 HM " |

## Extracting the Maximum Processor Frequency from Brand Strings

Figure 3-9 provides an algorithm which software can use to extract the maximum processor operating frequency from the processor brand string.

## NOTE

When a frequency is given in a brand string, it is the maximum qualified frequency of the processor, not the frequency at which the processor is currently running.


Figure 3-9. Algorithm for Extracting Maximum Processor Frequency

## The Processor Brand Index Method

The brand index method (introduced with Pentium ${ }^{\circledR}$ III Xeon ${ }^{\circledR}$ processors) provides an entry point into a brand identification table that is maintained in memory by system software and is accessible from system- and user-level code. In this table, each brand index is associate with an ASCII brand identification string that identifies the official Intel family and model number of a processor.
When CPUID executes with EAX set to 1, the processor returns a brand index to the low byte in EBX. Software can then use this index to locate the brand identification string for the processor in the brand identification table. The first entry (brand index 0 ) in this table is reserved, allowing for backward compatibility with processors that
do not support the brand identification feature. Starting with processor signature family ID $=0 \mathrm{FH}$, model $=03 \mathrm{H}$, brand index method is no longer supported. Use brand string method instead.

Table 3-24 shows brand indices that have identification strings associated with them.
Table 3-24. Mapping of Brand Indices; and
Intel 64 and IA-32 Processor Brand Strings

| Brand Index | Brand String |
| :---: | :---: |
| OOH | This processor does not support the brand identification feature |
| 01H | Intel(R) Celeron(R) processor ${ }^{1}$ |
| 02H | Intel(R) Pentium(R) III processor ${ }^{1}$ |
| 03H | Intel $(\mathrm{R})$ Pentium $(\mathrm{R})$ III Xeon $(\mathrm{R})$ processor; If processor signature = 000006B1h, then Intel $(R)$ Celeron $(R)$ processor |
| 04H | Intel(R) Pentium(R) III processor |
| 06H | Mobile Intel( $R$ ) Pentium( R ) III processor-M |
| 07H | Mobile Intel( R ) Celeron( R ) processor ${ }^{1}$ |
| 08H | Intel(R) Pentium(R) 4 processor |
| O9H | Intel(R) Pentium(R) 4 processor |
| OAH | Intel(R) Celeron(R) processor ${ }^{1}$ |
| OBH | Intel(R) Xeon(R) processor; If processor signature = 00000F13h, then Intel(R) Xeon(R) processor MP |
| OCH | Intel(R) Xeon(R) processor MP |
| OEH | Mobile Intel(R) Pentium(R) 4 processor-M; If processor signature = 00000F13h, then Intel(R) Xeon(R) processor |
| OFH | Mobile Intel( R ) Celeron( R ) processor ${ }^{1}$ |
| 11H | Mobile Genuine Intel(R) processor |
| 12H | Intel(R) Celeron(R) M processor |
| 13H | Mobile Intel( R ) Celeron( R ) processor ${ }^{1}$ |
| 14H | Intel(R) Celeron(R) processor |
| 15H | Mobile Genuine Intel(R) processor |
| 16H | Intel(R) Pentium(R) M processor |
| 17H | Mobile Intel(R) Celeron(R) processor ${ }^{1}$ |
| 18H-OFFH | RESERVED |

NOTES:

1. Indicates versions of these processors that were introduced after the Pentium III

## IA-32 Architecture Compatibility

CPUID is not supported in early models of the Intel486 processor or in any IA-32 processor earlier than the Intel486 processor.

## Operation

IA32_BIOS_SIGN_ID MSR $\leftarrow$ Update with installed microcode revision number;

```
CASE (EAX) OF
    EAX=0:
        EAX \leftarrow Highest basic function input value understood by CPUID;
        EBX}\leftarrow\mathrm{ Vendor identification string;
        EDX \leftarrow Vendor identification string;
        ECX }\leftarrow\mathrm{ Vendor identification string;
    BREAK;
    EAX = 1H:
        EAX[3:0] \leftarrow Stepping ID;
        EAX[7:4]}\leftarrow\mathrm{ Model;
        EAX[11:8]}\leftarrow\mathrm{ Family;
        EAX[13:12]}\leftarrow Processor type
        EAX[15:14]}\leftarrow Reserved
        EAX[19:16]}\leftarrow Extended Model
        EAX[27:20]}\leftarrow Extended Family
        EAX[31:28]}\leftarrow Reserved
        EBX[7:0] \leftarrow Brand Index; (* Reserved if the value is zero. *)
        EBX[15:8] \leftarrow CLFLUSH Line Size;
        EBX[16:23] \leftarrow Reserved; (* Number of threads enabled = 2 if MT enable fuse set. *)
        EBX[24:31] \leftarrow Initial APIC ID;
        ECX \leftarrow Feature flags; (* See Figure 3-6. *)
        EDX \leftarrow Feature flags; (* See Figure 3-7. *)
    BREAK;
    EAX = 2H:
        EAX \leftarrow Cache and TLB information;
        EBX \leftarrow Cache and TLB information;
        ECX \leftarrow Cache and TLB information;
        EDX \leftarrow Cache and TLB information;
    BREAK;
    EAX=3H:
        EAX \leftarrow Reserved;
        EBX }\leftarrow\mathrm{ Reserved;
        ECX \leftarrow ProcessorSerialNumber[31:0];
        (* Pentium III processors only, otherwise reserved. *)
        EDX \leftarrow ProcessorSerialNumber[63:32];
        (* Pentium III processors only, otherwise reserved. *
```


## BREAK

$E A X=4 \mathrm{H}$ :
EAX $\leftarrow$ Deterministic Cache Parameters Leaf; (* See Table 3-17. *)
EBX $\leftarrow$ Deterministic Cache Parameters Leaf;
ECX $\leftarrow$ Deterministic Cache Parameters Leaf;
EDX $\leftarrow$ Deterministic Cache Parameters Leaf;
BREAK;
$\mathrm{EAX}=5 \mathrm{H}$ :
EAX $\leftarrow$ MONITOR/MWAIT Leaf; (* See Table 3-17. *)
EBX $\leftarrow$ MONITOR/MWAIT Leaf;
ECX $\leftarrow$ MONITOR/MWAIT Leaf;
EDX $\leftarrow$ MONITOR/MWAIT Leaf;
BREAK;
$E A X=6 H:$
EAX $\leftarrow$ Thermal and Power Management Leaf; (* See Table 3-17. *)
EBX $\leftarrow$ Thermal and Power Management Leaf;
ECX $\leftarrow$ Thermal and Power Management Leaf;
EDX $\leftarrow$ Thermal and Power Management Leaf;
BREAK;
$\mathrm{EAX}=7 \mathrm{H}$ :
EAX $\leftarrow$ Structured Extended Feature Flags Enumeration Leaf; (* See Table 3-17. *)
EBX $\leftarrow$ Structured Extended Feature Flags Enumeration Leaf;
ECX $\leftarrow$ Structured Extended Feature Flags Enumeration Leaf;
EDX $\leftarrow$ Structured Extended Feature Flags Enumeration Leaf;
BREAK;
$\mathrm{EAX}=8 \mathrm{H}:$
EAX $\leftarrow$ Reserved $=0$;
EBX $\leftarrow$ Reserved $=0$;
ECX $\leftarrow$ Reserved $=0$;
EDX $\leftarrow$ Reserved $=0$;
BREAK;
EAX = 9H:
EAX $\leftarrow$ Direct Cache Access Information Leaf; (* See Table 3-17. *)
EBX $\leftarrow$ Direct Cache Access Information Leaf;
ECX $\leftarrow$ Direct Cache Access Information Leaf;
EDX $\leftarrow$ Direct Cache Access Information Leaf;
BREAK;
EAX $=\mathrm{AH}$ :
EAX $\leftarrow$ Architectural Performance Monitoring Leaf; (* See Table 3-17. *)
EBX $\leftarrow$ Architectural Performance Monitoring Leaf;
ECX $\leftarrow$ Architectural Performance Monitoring Leaf;
EDX $\leftarrow$ Architectural Performance Monitoring Leaf;
BREAK

```
    EAX = BH:
    EAX \leftarrow Extended Topology Enumeration Leaf; (* See Table 3-17. *)
    EBX}\leftarrow\mathrm{ Extended Topology Enumeration Leaf;
    ECX }\leftarrow\mathrm{ Extended Topology Enumeration Leaf;
    EDX \leftarrow Extended Topology Enumeration Leaf;
    BREAK;
    EAX=CH:
    EAX \leftarrow Reserved = 0;
    EBX }\leftarrow\mathrm{ Reserved = 0;
    ECX \leftarrow Reserved = 0;
    EDX \leftarrow}\leftarrow\mathrm{ Reserved = 0;
    BREAK;
    EAX = DH:
    EAX \leftarrow Processor Extended State Enumeration Leaf; (* See Table 3-17. *)
    EBX \leftarrow Processor Extended State Enumeration Leaf;
    ECX \leftarrow Processor Extended State Enumeration Leaf;
    EDX \leftarrow Processor Extended State Enumeration Leaf;
    BREAK;
BREAK;
    EAX = 800000000H:
    EAX \leftarrow Highest extended function input value understood by CPUID;
    EBX \leftarrow}\leftarrow\mathrm{ Reserved;
    ECX \leftarrow Reserved;
    EDX \leftarrow Reserved;
    BREAK;
    EAX = 80000001H:
    EAX \leftarrowReserved;
    EBX }\leftarrow\mathrm{ Reserved;
    ECX \leftarrow Extended Feature Bits (* See Table 3-17.*);
    EDX \leftarrow Extended Feature Bits (* See Table 3-17. *);
BREAK;
EAX = 80000002H
    EAX \leftarrow Processor Brand String;
    EBX \leftarrow Processor Brand String, continued;
    ECX \leftarrow Processor Brand String, continued;
    EDX \leftarrow Processor Brand String, continued;
    BREAK;
    EAX = 80000003H
    EAX \leftarrow Processor Brand String, continued;
    EBX \leftarrow Processor Brand String, continued;
    ECX \leftarrow Processor Brand String, continued;
    EDX \leftarrow Processor Brand String, continued;
BREAK;
```

$E A X=80000004 \mathrm{H}:$
EAX $\leftarrow$ Processor Brand String, continued;
EBX $\leftarrow$ Processor Brand String, continued;
ECX $\leftarrow$ Processor Brand String, continued;
EDX $\leftarrow$ Processor Brand String, continued;
BREAK;
$E A X=80000005 \mathrm{H}:$
EAX $\leftarrow$ Reserved $=0$;
EBX $\leftarrow$ Reserved $=0$;
ECX $\leftarrow$ Reserved $=0$;
EDX $\leftarrow$ Reserved $=0$;
BREAK;
EAX $=80000006 \mathrm{H}$ :
EAX $\leftarrow$ Reserved $=0$;
EBX $\leftarrow$ Reserved $=0$;
ECX $\leftarrow$ Cache information;
EDX $\leftarrow$ Reserved $=0$;
BREAK;
$E A X=80000007 \mathrm{H}:$
EAX $\leftarrow$ Reserved $=0$;
EBX $\leftarrow$ Reserved $=0$;
ECX $\leftarrow$ Reserved $=0$;
EDX $\leftarrow$ Reserved $=$ Misc Feature Flags;
BREAK;
EAX $=80000008 \mathrm{H}$ :
EAX $\leftarrow$ Reserved = Physical Address Size Information;
EBX $\leftarrow$ Reserved $=$ Virtual Address Size Information;
ECX $\leftarrow$ Reserved $=0$;
EDX $\leftarrow$ Reserved $=0$;
BREAK;
$E A X>=40000000 \mathrm{H}$ and $\mathrm{EAX}<=4 \mathrm{FFFFFFFF}$ :
DEFAULT: (* EAX = Value outside of recognized range for CPUID. *)
(* If the highest basic information leaf data depend on ECX input value, ECX is honored.*)
EAX $\leftarrow$ Reserved; (* Information returned for highest basic information leaf. *)
EBX $\leftarrow$ Reserved; (* Information returned for highest basic information leaf. *)
ECX $\leftarrow$ Reserved; (* Information returned for highest basic information leaf. *)
EDX $\leftarrow$ Reserved; (* Information returned for highest basic information leaf. *)
BREAK;
ESAC;

## Flags Affected

None.

## Exceptions (All Operating Modes)

\#UD | If the LOCK prefix is used. |
| :--- |
| In earlier IA-32 processors that do not support the CPUID |
| instruction, execution of the instruction results in an invalid |
| opcode (\#UD) exception being generated. |

CRC32 - Accumulate CRC32 Value

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \mathrm{En} \end{aligned}$ | $\begin{aligned} & \hline \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F2 OF 38 F0 /r | CRC32 r32, r/m8 | A | Valid | Valid | Accumulate CRC32 on $\mathrm{r} / \mathrm{m} 8$. |
| $\begin{aligned} & \text { F2 REX OF } 38 \\ & \text { FO } / r \end{aligned}$ | CRC32 r32, r/m8* | A | Valid | N.E. | Accumulate CRC32 on $\mathrm{r} / \mathrm{m} 8$. |
| F2 OF $38 \mathrm{F1}$ / r | CRC32 r32, r/m16 | A | Valid | Valid | Accumulate CRC32 on r/m16. |
| F2 OF 38 F1/r | CRC32 r32, r/m32 | A | Valid | Valid | Accumulate CRC32 on r/m32. |
| $\begin{aligned} & \text { F2 REX.W OF } 38 \\ & \text { FO } /\ulcorner \end{aligned}$ | CRC32 r64, r/m8 | A | Valid | N.E. | Accumulate CRC32 on $\mathrm{r} / \mathrm{m} 8$. |
| $\begin{aligned} & \text { F2 REX.W OF } 38 \\ & \text { F1/ז } \end{aligned}$ | CRC32 r64, r/m64 | A | Valid | N.E. | Accumulate CRC32 on r/m64. |

NOTES:
*In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |

## Description

Starting with an initial value in the first operand (destination operand), accumulates a CRC32 (polynomial 0x11EDC6F41) value for the second operand (source operand) and stores the result in the destination operand. The source operand can be a register or a memory location. The destination operand must be an r32 or r64 register. If the destination is an r64 register, then the 32 -bit result is stored in the least significant double word and 00000000 H is stored in the most significant double word of the r64 register.
The initial value supplied in the destination operand is a double word integer stored in the r32 register or the least significant double word of the r64 register. To incrementally accumulate a CRC32 value, software retains the result of the previous CRC32 operation in the destination operand, then executes the CRC32 instruction again with new input data in the source operand. Data contained in the source operand is processed in reflected bit order. This means that the most significant bit of the source operand is treated as the least significant bit of the quotient, and so on, for all the bits of the source operand. Likewise, the result of the CRC operation is stored in the destination operand in reflected bit order. This means that the most significant bit of the resulting CRC (bit 31) is stored in the least significant bit of the destination operand (bit 0 ), and so on, for all the bits of the CRC.

## Operation

Notes:
BIT_REFLECT64: DST[63-0] = SRC[0-63]
BIT_REFLECT32: DST[31-0] = SRC[0-31]
BIT_REFLECT16: DST[15-0] = SRC[0-15]
BIT_REFLECT8: DST[7-0] = SRC[0-7]
MOD2: Remainder from Polynomial division modulus 2
CRC32 instruction for 64-bit source operand and 64-bit destination operand:
TEMP1[63-0] \& BIT_REFLECT64 (SRC[63-0])
TEMP2[31-0] $\leftarrow$ BIT_REFLECT32 (DEST[31-0])
TEMP3[95-0] $\leftarrow$ TEMP1[63-0] « 32
TEMP4[95-0] $\leftarrow$ TEMP2[31-0] « 64
TEMP5[95-0] $\leftarrow$ TEMP3[95-0] XOR TEMP4[95-0]
TEMP6[31-0] $\leftarrow$ TEMP5[95-0] MOD2 11EDC6F41H
DEST[31-0] \& BIT_REFLECT (TEMP6[31-0])
DEST[63-32] $\leftarrow 00000000 \mathrm{H}$
CRC32 instruction for 32-bit source operand and 32-bit destination operand:

```
TEMP1[31-0] \& BIT_REFLECT32 (SRC[31-0])
TEMP2[31-0] \& BIT_REFLECT32 (DEST[31-0])
TEMP3[63-0] \(\leftarrow\) TEMP1[31-0] « 32
TEMP4[63-0] \(\leftarrow\) TEMP2[31-0] « 32
TEMP5[63-0] \(\leftarrow\) TEMP3[63-0] XOR TEMP4[63-0]
TEMP6[31-0] \(\leftarrow\) TEMP5[63-0] MOD2 11EDC6F41H
DEST[31-0] \& BIT_REFLECT (TEMP6[31-0])
```

CRC32 instruction for 16-bit source operand and 32-bit destination operand:
TEMP1[15-0] < BIT_REFLECT16 (SRC[15-0])
TEMP2[31-0] \& BIT_REFLECT32 (DEST[31-0])
TEMP3[47-0] $\leftarrow$ TEMP1[15-0] « 32
TEMP4[47-0] $\leftarrow$ TEMP2[31-0] « 16
TEMP5[47-0] $\leftarrow$ TEMP3[47-0] XOR TEMP4[47-0]
TEMP6[31-0] $\leftarrow$ TEMP5[47-0] MOD2 11EDC6F41H
DEST[31-0] \& BIT_REFLECT (TEMP6[31-0])
CRC32 instruction for 8-bit source operand and 64-bit destination operand:
TEMP1[7-0] \& BIT_REFLECT8(SRC[7-0])
TEMP2[31-0] \& BIT_REFLECT32 (DEST[31-0])
TEMP3[39-0] $\leftarrow$ TEMP1[7-0] « 32
TEMP4[39-0] $\leftarrow$ TEMP2[31-0] « 8
TEMP5[39-0] $\leftarrow$ TEMP3[39-0] XOR TEMP4[39-0]

```
TEMP6[31-0] < TEMP5[39-0] MOD2 11EDC6F41H
DEST[31-0] & BIT_REFLECT (TEMP6[31-0])
DEST[63-32] < 000000000H
```

CRC32 instruction for 8-bit source operand and 32-bit destination operand:

```
TEMP1[7-0] & BIT_REFLECT8(SRC[7-0])
TEMP2[31-0] < BIT_REFLECT32 (DEST[31-0])
TEMP3[39-0] < TEMP1[7-0] < 32
TEMP4[39-0] \leftarrow TEMP2[31-0] < 8
TEMP5[39-0] < TEMP3[39-0] XOR TEMP4[39-0]
TEMP6[31-0] & TEMP5[39-0] MOD2 11EDC6F41H
DEST[31-0] & BIT_REFLECT (TEMP6[31-0])
```

Flags Affected
None

Intel C/C++ Compiler Intrinsic Equivalent
unsigned int _mm_crc32_u8( unsigned int crc, unsigned char data )
unsigned int _mm_crc32_u16( unsigned int crc, unsigned short data )
unsigned int _mm_crc32_u32( unsigned int crc, unsigned int data )
unsinged __int64 _mm_crc32_u64( unsinged __int64 crc, unsigned __int64 data )

## SIMD Floating Point Exceptions

None

## Protected Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, |
| :--- | :--- |
|  | ES, FS or GS segments. |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#PF (fault-code) | For a page fault. <br> \#UD |
|  | If CPUID.01H:ECX.SSE4_2 [Bit 20] $=0$. |
| If LOCK prefix is used. |  |

Real Mode Exceptions

| \#GP(0) | If any part of the operand lies outside of the effective address <br> space from 0 to OFFFFH. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#UD | If CPUID.01H:ECX.SSE4_2 [Bit 20] $=0$. |
|  | If LOCK prefix is used. |

Virtual 8086 Mode Exceptions
\#GP(0) If any part of the operand lies outside of the effective address space from 0 to OFFFFH.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF (fault-code) For a page fault.
\#UD If CPUID.01H:ECX.SSE4_2 [Bit 20] = 0 . If LOCK prefix is used.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.
64-Bit Mode Exceptions

| \#GP(0) | If the memory address is in a non-canonical form. |
| :--- | :--- |
| \#SS(0) | If a memory address referencing the SS segment is in a non- |
| canonical form. |  |
| \#PF (fault-code) | For a page fault. |
| \#UD | If CPUID.01H:ECX.SSE4_2 [Bit 20] $=0$. |
|  | If LOCK prefix is used. |

## CVTDQ2PD—Convert Packed Dword Integers to Packed DoublePrecision FP Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF E6 CVTDQ2PD xmm1, xmm2/m64 | A | V/V | SSE2 | Convert two packed signed doubleword integers from xmm2/m128 to two packed double-precision floatingpoint values in $x m m 1$. |
| VEX.128.F3.0f.WIG E6 /r VCVTDQ2PD xmm1, xmm2/m64 | A | V/V | AVX | Convert two packed signed doubleword integers from xmm2/mem to two packed double-precision floatingpoint values in xmm1. |
| VEX.256.F3.0F.WIG E6 /r VCVTDQ2PD ymm1, xmm2/m128 | A | V/V | AVX | Convert four packed signed doubleword integers from xmm2/mem to four packed double-precision floatingpoint values in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

Converts two packed signed doubleword integers in the source operand (second operand) to two packed double-precision floating-point values in the destination operand (first operand).
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The source operand is an XMM register or 64- bit memory location. The destination operation is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The source operand is an XMM register or 64- bit memory location. The destination operation is a YMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.


Figure 3-10. CVTDQ2PD (VEX. 256 encoded version)

## Operation

## CVTDQ2PD (128-bit Legacy SSE version)

DEST[63:0] \& Convert_Integer_To_Double_Precision_Floating_Point(SRC[31:0])
DEST[127:64] \& Convert_Integer_To_Double_Precision_Floating_Point(SRC[63:32])
DEST[VLMAX-1:128] (unmodified)
VCVTDQ2PD (VEX. 128 encoded version)
DEST[63:0] \& Convert_Integer_To_Double_Precision_Floating_Point(SRC[31:0])
DEST[127:64] \& Convert_Integer_To_Double_Precision_Floating_Point(SRC[63:32])
DEST[VLMAX-1:128] $<0$

## VCVTDQ2PD (VEX. 256 encoded version)

DEST[63:0] \& Convert_Integer_To_Double_Precision_Floating_Point(SRC[31:0])
DEST[127:64] \& Convert_Integer_To_Double_Precision_Floating_Point(SRC[63:32])
DEST[191:128] \& Convert_Integer_To_Double_Precision_Floating_Point(SRC[95:64])
DEST[255:192] < Convert_Integer_To_Double_Precision_Floating_Point(SRC[127:96)
Intel C/C++ Compiler Intrinsic Equivalent
CVTDQ2PD $\qquad$ m128d_mm_cvtepi32_pd( m128ia)
VCVTDQ2PD _m256d_mm256_cvtepi32_pd (_m128i src)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 5; additionally
\#UD If VEX.vvvv $!=1111 \mathrm{~B}$.

## CVTDQ2PS—Convert Packed Dword Integers to Packed SinglePrecision FP Values

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 5B /r <br> CVTDQ2PS xmm1, xmm2/m128 | A | V/V | SSE2 | Convert four packed signed doubleword integers from xmm2/m128 to four packed single-precision floatingpoint values in $x m m 1$. |
| VEX.128.0F.WIG 5B /r VCVTDQ2PS xmm1, xmm2/m128 | A | V/V | AVX | Convert four packed signed doubleword integers from xmm2/mem to four packed single-precision floatingpoint values in xmm 1 . |
| VEX.256.0F.WIG 5B /r VCVTDQ2PS ymm1, ymm2/m256 | A | V/V | AVX | Convert eight packed signed doubleword integers from ymm2/mem to eight packed single-precision floatingpoint values in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

Converts four packed signed doubleword integers in the source operand (second operand) to four packed single-precision floating-point values in the destination operand (first operand).

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The source operand is an XMM register or 128-bit memory location. The destination operation is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The source operand is an XMM register or 128-bit memory location. The destination operation is a YMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

## Operation

## CVTDQ2PS (128-bit Legacy SSE version)

DEST[31:0] \& Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0])
DEST[63:32] < Convert_Integer_To_Single_Precision_Floating_Point(SRC[63:32])
DEST[95:64] < Convert_Integer_To_Single_Precision_Floating_Point(SRC[95:64])
DEST[127:96] < Convert_Integer_To_Single_Precision_Floating_Point(SRC[127z:96)
DEST[VLMAX-1:128] (unmodified)

## VCVTDQ2PS (VEX. 128 encoded version)

DEST[31:0] $\leftarrow$ Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0])
DEST[63:32] \& Convert_Integer_To_Single_Precision_Floating_Point(SRC[63:32])
DEST[95:64] < Convert_Integer_To_Single_Precision_Floating_Point(SRC[95:64])
DEST[127:96] < Convert_Integer_To_Single_Precision_Floating_Point(SRC[127z:96)
DEST[VLMAX-1:128] $\leftarrow 0$

## VCVTDQ2PS (VEX. 256 encoded version)

DEST[31:0] \& Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0])
DEST[63:32] < Convert_Integer_To_Single_Precision_Floating_Point(SRC[63:32])
DEST[95:64] < Convert_Integer_To_Single_Precision_Floating_Point(SRC[95:64])
DEST[127:96] < Convert_Integer_To_Single_Precision_Floating_Point(SRC[127z:96)
DEST[159:128] \& Convert_Integer_To_Single_Precision_Floating_Point(SRC[159:128])
DEST[191:160] \& Convert_Integer_To_Single_Precision_Floating_Point(SRC[191:160])
DEST[223:192] \& Convert_Integer_To_Single_Precision_Floating_Point(SRC[223:192])
DEST[255:224] < Convert_Integer_To_Single_Precision_Floating_Point(SRC[255:224)

## Intel C/C++ Compiler Intrinsic Equivalent

CVTDQ2PS __m128 _mm_cvtepi32_ps(__m128i a)
VCVTDQ2PS __m256 _mm256_cvtepi32_ps (__m256i src)
SIMD Floating-Point Exceptions
Precision.

Other Exceptions
See Exceptions Type 2; additionally
\#UD If VEX.vvvv != 1111B.

## CVTPD2DQ-Convert Packed Double-Precision FP Values to Packed

 Dword Integers| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF E6 CVTPD2DQ xmm1, xmm2/m128 | A | V/V | SSE2 | Convert two packed doubleprecision floating-point values from $x m m 2 / m 128$ to two packed signed doubleword integers in xmm1. |
| VEX.128.F2.0f.WIG E6 /r VCVTPD2DQ xmm1, xmm2/m128 | A | V/V | AVX | Convert two packed doubleprecision floating-point values in xmm2/mem to two signed doubleword integers in xmm1. |
| VEX.256.F2.0F.WIG E6 /r VCVTPD2DQ xmm1, ymm2/m256 | A | V/V | AVX | Convert four packed doubleprecision floating-point values in ymm2/mem to four signed doubleword integers in xmm1. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Converts two packed double-precision floating-point values in the source operand (second operand) to two packed signed doubleword integers in the destination operand (first operand).

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The result is stored in the low quadword of the destination operand and the high quadword is cleared to all Os.
When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value $(80000000 \mathrm{H})$ is returned.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The source operand is an XMM register or 128- bit memory location. The destination operation is an XMM register. Bits[127:64] of the
destination XMM register are zeroed. However, the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (VLMAX-1:64) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is an XMM register. The upper bits $(255: 128)$ of the corresponding YMM register destination are zeroed.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.


Figure 3-11. VCVTPD2DQ (VEX. 256 encoded version)

## Operation

CVTPD2DQ (128-bit Legacy SSE version)
DEST[31:0] \& Convert_Double_Precision_Floating_Point_To_Integer(SRC[63:0]) DEST[63:32] < Convert_Double_Precision_Floating_Point_To_Integer(SRC[127:64]) DEST[127:64] <0
DEST[VLMAX-1:128] (unmodified)
VCVTPD2DQ (VEX. 128 encoded version)
DEST[31:0] $\leftarrow$ Convert_Double_Precision_Floating_Point_To_Integer(SRC[63:0])
DEST[63:32] < Convert_Double_Precision_Floating_Point_To_Integer(SRC[127:64])
DEST[VLMAX-1:64] $\leftarrow 0$

VCVTPD2DQ (VEX. 256 encoded version)
DEST[31:0] ↔Convert_Double_Precision_Floating_Point_To_Integer(SRC[63:0])
DEST[63:32] < Convert_Double_Precision_Floating_Point_To_Integer(SRC[127:64])
DEST[95:64] \& Convert_Double_Precision_Floating_Point_To_Integer(SRC[191:128])DEST[127:96] < Convert_Double_Precision_Floating_Point_To_Integer(SRC[255:192)DEST[255:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
CVTPD2DQ _m128i _mm_cvtpd_epi32 ( ..... m128d src)
CVTPD2DQ

$\qquad$
m128i _mm256_cvtpd_epi32 (
m256d src)
SIMD Floating-Point Exceptions
Invalid, Precision.
Other Exceptions
See Exceptions Type 2; additionally
\#UD If VEX.vvvv != 1111B.

## CVTPD2PI-Convert Packed Double-Precision FP Values to Packed

 Dword Integers| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 66 OF 2D /r | CVTPD2PI mm, xmm/m128 | A | Valid | Valid | Convert two packed doubleprecision floating-point values from $x m m / m 128$ to two packed signed doubleword integers in mm. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

Converts two packed double-precision floating-point values in the source operand (second operand) to two packed signed doubleword integers in the destination operand (first operand).
The source operand can be an XMM register or a 128-bit memory location. The destination operand is an MMX technology register.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value $(80000000 \mathrm{H})$ is returned.
This instruction causes a transition from x87 FPU to MMX technology operation (that is, the x87 FPU top-of-stack pointer is set to 0 and the $x 87$ FPU tag word is set to all 0s [valid]). If this instruction is executed while an x87 FPU floating-point exception is pending, the exception is handled before the CVTPD2PI instruction is executed.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[31:0] $\leftarrow$ Convert_Double_Precision_Floating_Point_To_Integer32(SRC[63:0]);
DEST[63:32] $\leftarrow$ Convert_Double_Precision_Floating_Point_To_Integer32(SRC[127:64]);
Intel C/C++ Compiler Intrinsic Equivalent
CVTPD1PI __m64 _mm_cvtpd_pi32(__m128d a)

## SIMD Floating-Point Exceptions

Invalid, Precision.

## Other Exceptions

See Table 19-4, "Exception Conditions for Legacy SIMD/MMX Instructions with FP Exception and 16-Byte Alignment," in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## CVTPD2PS—Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 5A /r CVTPD2PS xmm1, xmm2/m128 | A | V/V | SSE2 | Convert two packed doubleprecision floating-point values in $x m m 2 / m 128$ to two packed single-precision floating-point values in xmm1. |
| VEX.128.66.0F.WIG 5A/r VCVTPD2PS $\mathrm{xmm1}$, xmm2/m128 | A | V/V | AVX | Convert two packed doubleprecision floating-point values in xmm2/mem to two single-precision floatingpoint values in xmm 1 . |
| VEX.256.66.0F.WIG 5A /г VCVTPD2PS xmm1, ymm2/m256 | A | V/V | AVX | Convert four packed doubleprecision floating-point values in ymm2/mem to four single-precision floating-point values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Converts two packed double-precision floating-point values in the source operand (second operand) to two packed single-precision floating-point values in the destination operand (first operand).
When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The source operand is an XMM register or 128-bit memory location. The destination operation is an XMM register. Bits[127:64] of the destination XMM register are zeroed. However, the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (VLMAX-1:64) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.


Figure 3-12. VCVTPD2PS (VEX. 256 encoded version)

## Operation

CVTPD2PS (128-bit Legacy SSE version)
DEST[31:0] \& Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC[63:0])
DEST[63:32] < Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC[127:64])
DEST[127:64] $\leftarrow 0$
DEST[VLMAX-1:128] (unmodified)

## VCVTPD2PS (VEX. 128 encoded version)

DEST[31:0] < Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC[63:0]) DEST[63:32] < Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC[127:64]) DEST[VLMAX-1:64] $\leftarrow 0$

VCVTPD2PS (VEX. 256 encoded version)
DEST[31:0] < Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC[63:0])
DEST[63:32] < Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC[127:64])
DEST[95:64] < Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC[191:128])
DEST[127:96] < Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC[255:192)
DEST[255:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
CVTPD2PS __m128 _mm_cvtpd_ps(__m128d a)
CVTPD2PS __m256 _mm256_cvtpd_ps (__m256d a)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 2; additionally
\#UD ..... If VEX.vvvv != 1111B.

## CVTPI2PD—Convert Packed Dword Integers to Packed DoublePrecision FP Values

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 66 0F 2A /r | CVTPI2PD $x m m$, <br> mm/m64* | A | Valid | Valid | Convert two packed signed <br> doubleword integers from <br> mm/mem64 to two packed <br> double-precision floating- <br> point values in $x m m$. |

NOTES:
*Operation is different for different operand sets; see the Description section.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Converts two packed signed doubleword integers in the source operand (second operand) to two packed double-precision floating-point values in the destination operand (first operand).

The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an XMM register. In addition, depending on the operand configuration:

- For operands $\mathbf{x m m}, \boldsymbol{m m}$ : the instruction causes a transition from x87 FPU to MMX technology operation (that is, the x87 FPU top-of-stack pointer is set to 0 and the $x 87$ FPU tag word is set to all 0 s [valid]). If this instruction is executed while an x87 FPU floating-point exception is pending, the exception is handled before the CVTPI2PD instruction is executed.
- For operands $\mathbf{x m m}, \boldsymbol{m 6 4}$ : the instruction does not cause a transition to MMX technology and does not take x87 FPU exceptions.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[63:0] $\leftarrow$ Convert_Integer_To_Double_Precision_Floating_Point(SRC[31:0]);
DEST[127:64] $\leftarrow$ Convert_Integer_To_Double_Precision_Floating_Point(SRC[63:32]);
Intel C/C++ Compiler Intrinsic Equivalent
CVTPI2PD __m128d _mm_cvtpi32_pd(__m64 a)

## SIMD Floating-Point Exceptions

Precision.

## Other Exceptions

See Table 19-6, "Exception Conditions for Legacy SIMD/MMX Instructions with XMM and without FP Exception," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## CVTPI2PS—Convert Packed Dword Integers to Packed Single-Precision FP Values

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF 2A /r | CVTPI2PS xmm, <br> mm/m64 | A | Valid | Valid | Convert two signed <br> doubleword integers from <br> mm/m64 to two single- |
|  |  |  |  |  | mrecision floating-point <br> values in xmm. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Converts two packed signed doubleword integers in the source operand (second operand) to two packed single-precision floating-point values in the destination operand (first operand).
The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an XMM register. The results are stored in the low quadword of the destination operand, and the high quadword remains unchanged. When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.
This instruction causes a transition from $\times 87$ FPU to MMX technology operation (that is, the $\times 87$ FPU top-of-stack pointer is set to 0 and the $\times 87$ FPU tag word is set to all 0s [valid]). If this instruction is executed while an x87 FPU floating-point exception is pending, the exception is handled before the CVTPI2PS instruction is executed.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[31:0] $\leftarrow$ Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0]);
DEST[63:32] $\leftarrow$ Convert_Integer_To_Single_Precision_Floating_Point(SRC[63:32]);
(* High quadword of destination unchanged *)
Intel C/C++ Compiler Intrinsic Equivalent
CVTPI2PS _m128 _mm_cvtpi32_ps(_m128 a,__m64 b)

## SIMD Floating-Point Exceptions

Precision.

## Other Exceptions

See Table 19-5, "Exception Conditions for Legacy SIMD/MMX Instructions with XMM and FP Exception," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## CVTPS2DQ-Convert Packed Single-Precision FP Values to Packed Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 5B /r <br> CVTPS2DQ xmm1, xmm2/m128 | A | V/V | SSE2 | Convert four packed singleprecision floating-point values from $x m m 2 / m 128$ to four packed signed doubleword integers in xmm1. |
| VEX.128.66.0F.WIG 5B /г VCVTPS2DQ xmm1, xmm2/m128 | A | V/V | AVX | Convert four packed single precision floating-point values from $x m m 2 / m e m$ to four packed signed doubleword values in xmm1. |
| VEX.256.66.0F.WIG 5B /г VCVTPS2DQ ymm1, ymm2/m256 | A | V/V | AVX | Convert eight packed single precision floating-point values from ymm2/mem to eight packed signed doubleword values in ymm1 |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Converts four or eight packed single-precision floating-point values in the source operand to four or eight signed doubleword integers in the destination operand.
When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value $(80000000 \mathrm{H})$ is returned.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The source operand is an XMM register or 128-bit memory location. The destination operation is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111 b otherwise instructions will \#UD.

## Operation

```
CVTPS2DQ (128-bit Legacy SSE version)
DEST[31:0] < Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0])
DEST[63:32] < Convert_Single_Precision_Floating_Point_To_Integer(SRC[63:32])
DEST[95:64] < Convert_Single_Precision_Floating_Point_To_Integer(SRC[95:64])
DEST[127:96] < Convert_Single_Precision_Floating_Point_To_Integer(SRC[127:96])
DEST[VLMAX-1:128] (unmodified)
```


## VCVTPS2DQ (VEX. 128 encoded version)

DEST[31:0] $\leftarrow$ Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0])
DEST[63:32] < Convert_Single_Precision_Floating_Point_To_Integer(SRC[63:32])
DEST[95:64] < Convert_Single_Precision_Floating_Point_To_Integer(SRC[95:64])
DEST[127:96] \& Convert_Single_Precision_Floating_Point_To_Integer(SRC[127:96])
DEST[VLMAX-1:128] $\leftarrow 0$

## VCVTPS2DQ (VEX. 256 encoded version)

DEST[31:0] \& Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0])
DEST[63:32] \& Convert_Single_Precision_Floating_Point_To_Integer(SRC[63:32])
DEST[95:64] \& Convert_Single_Precision_Floating_Point_To_Integer(SRC[95:64])
DEST[127:96] < Convert_Single_Precision_Floating_Point_To_Integer(SRC[127:96)
DEST[159:128] \& Convert_Single_Precision_Floating_Point_To_Integer(SRC[159:128])
DEST[191:160] \& Convert_Single_Precision_Floating_Point_To_Integer(SRC[191:160])
DEST[223:192] \& Convert_Single_Precision_Floating_Point_To_Integer(SRC[223:192])
DEST[255:224] \& Convert_Single_Precision_Floating_Point_To_Integer(SRC[255:224])
Intel C/C++ Compiler Intrinsic Equivalent
CVTPS2DQ __m128i _mm_cvtps_epi32(__m128 a)
VCVTPS2DQ __m256i _mm256_cvtps_epi32 (__m256 a)

## SIMD Floating-Point Exceptions

Invalid, Precision.

## Other Exceptions

See Exceptions Type 2; additionally
\#UD If VEX.vvvv != 1111B.

## CVTPS2PD—Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { / } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 5A/r CVTPS2PD xmm1, xmm2/m64 | A | V/V | SSE2 | Convert two packed singleprecision floating-point values in xmm2/m64 to two packed double-precision floating-point values in xmm1. |
| VEX.128.0F.WIG 5A /r VCVTPS2PD xmm1, xmm2/m64 | A | V/V | AVX | Convert two packed singleprecision floating-point values in xmm2/mem to two packed double-precision floating-point values in xmm1. |
| VEX.256.0F.WIG 5A /r VCVTPS2PD ymm1, xmm2/m128 | A | V/V | AVX | Convert four packed singleprecision floating-point values in xmm2/mem to four packed doubleprecision floating-point values in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Converts two or four packed single-precision floating-point values in the source operand (second operand) to two or four packed double-precision floating-point values in the destination operand (first operand).

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The source operand is an XMM register or 64- bit memory location. The destination operation is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The source operand is an XMM register or 64- bit memory location. The destination operation is a YMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.


Figure 3-13. CVTPS2PD (VEX. 256 encoded version)

## Operation

## CVTPS2PD (128-bit Legacy SSE version) <br> DEST[63:0] \& Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0]) DEST[127:64] \& Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[63:32]) DEST[VLMAX-1:128] (unmodified)

## VCVTPS2PD (VEX. 128 encoded version)

DEST[63:0] Һ Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0]) DEST[127:64] \& Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[63:32]) DEST[VLMAX-1:128] $\leftarrow 0$

## VCVTPS2PD (VEX. 256 encoded version)

DEST[63:0] ↔ Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0])
DEST[127:64] \& Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[63:32])
DEST[191:128] ↔Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[95:64])
DEST[255:192] <Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[127:96)
Intel C/C++ Compiler Intrinsic Equivalent
CVTPS2PD __m128d _mm_cvtps_pd(__m128 a)
VCVTPS2PD __m256d _mm256_cvtps_pd (__m128 a)

## SIMD Floating-Point Exceptions

Invalid, Denormal.

Other Exceptions
See Exceptions Type 3; additionally
\#UDIf VEX.vvvv != 1111B.

## CVTPS2PI-Convert Packed Single-Precision fP Values to Packed Dword Integers

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> OF 2D /r | CVTPS2PI mm, <br> xmm/m64 |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | A | Valid | Valid | Convert two packed single- <br> Crecision floating-point <br> values from xmm/m64 to |  |
|  |  |  |  |  | two packed signed <br> doubleword integers in mm. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

Converts two packed single-precision floating-point values in the source operand (second operand) to two packed signed doubleword integers in the destination operand (first operand).
The source operand can be an XMM register or a 128-bit memory location. The destination operand is an MMX technology register. When the source operand is an XMM register, the two single-precision floating-point values are contained in the low quadword of the register. When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value ( 80000000 H ) is returned.

CVTPS2PI causes a transition from x87 FPU to MMX technology operation (that is, the x87 FPU top-of-stack pointer is set to 0 and the x87 FPU tag word is set to all 0 s [valid]). If this instruction is executed while an x87 FPU floating-point exception is pending, the exception is handled before the CVTPS2PI instruction is executed.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[31:0] $\leftarrow$ Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0]);
DEST[63:32] $\leftarrow$ Convert_Single_Precision_Floating_Point_To_Integer(SRC[63:32]);
Intel C/C++ Compiler Intrinsic Equivalent
CVTPS2PI __m64 _mm_cvtps_pi32(__m128 a)

## SIMD Floating-Point Exceptions

Invalid, Precision.

## Other Exceptions

See Table 19-5, "Exception Conditions for Legacy SIMD/MMX Instructions with XMM and FP Exception," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## CVTSD2SI-Convert Scalar Double-Precision FP Value to Integer

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF 2D /r CVTSD2SI r32, xmm/m64 | A | V/V | SSE2 | Convert one doubleprecision floating-point value from $x \mathrm{~mm} / \mathrm{m} 64$ to one signed doubleword integer r32. |
| F2 REX.W OF 2D /r CVTSD2SI r64, xmm/m64 | A | V/N.E. | SSE2 | Convert one doubleprecision floating-point value from $x m m / m 64$ to one signed quadword integer sign-extended into r64. |
| VEX.LIG.F2.OF.WO 2D /r VCVTSD2SI r32, xmm1/m64 | A | V/V | AVX | Convert one double precision floating-point value from $x m m 1 / m 64$ to one signed doubleword integer r32. |
| VEX.LIG.F2.0F.W1 2D/r VCVTSD2SI r64, xmm1/m64 | A | V/N.E. | AVX | Convert one double precision floating-point value from $x m m 1 / m 64$ to one signed quadword integer sign-extended into r64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Converts a double-precision floating-point value in the source operand (second operand) to a signed doubleword integer in the destination operand (first operand). The source operand can be an XMM register or a 64-bit memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value $(80000000 \mathrm{H})$ is returned.

In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. Use of the REX.W prefix promotes the instruction to 64-bit operation. See the summary chart at the beginning of this section for encoding data and limits.
Legacy SSE instructions: Use of the REX.W prefix promotes the instruction to 64-bit operation. See the summary chart at the beginning of this section for encoding data and limits.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

## Operation

```
IF 64-Bit Mode and OperandSize = 64
    THEN
        DEST[63:0] \leftarrow Convert_Double_Precision_Floating_Point_To_Integer64(SRC[63:0]);
    ELSE
            DEST[31:0] \leftarrow Convert_Double_Precision_Floating_Point_To_Integer32(SRC[63:0]);
Fl;
```

Intel C/C++ Compiler Intrinsic Equivalent
int _mm_cvtsd_si32(__m128d a)
__int64 _mm_cvtsd_si64(__m128d a)

## SIMD Floating-Point Exceptions

Invalid, Precision.
Other Exceptions
See Exceptions Type 3; additionally
\#UD If VEX.vvvv != 1111B.

## CVTSD2SS—Convert Scalar Double-Precision FP Value to Scalar SinglePrecision FP Value

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 0F 5A /r CVTSD2SS xmm1, xmm2/m64 | A | V/V | SSE2 | Convert one doubleprecision floating-point value in xmm2/m64 to one single-precision floatingpoint value in $x \mathrm{~mm} 1$. |
| VEX.NDS.LIG.F2.OF.WIG 5A /г VCVTSD2SS xmm1,xmm2, xmm3/m64 | B | V/V | AVX | Convert one doubleprecision floating-point value in xmm3/m64 to one single-precision floatingpoint value and merge with high bits in $\mathrm{xmm2}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvVv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Converts a double-precision floating-point value in the source operand (second operand) to a single-precision floating-point value in the destination operand (first operand).
The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. When the source operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register. The result is stored in the low doubleword of the destination operand, and the upper 3 doublewords are left unchanged. When the conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged. VEX. 128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

CVTSD2SS (128-bit Legacy SSE version)DEST[31:0] ↔ Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC[63:0]);(* DEST[VLMAX-1:32] Unmodified *)
VCVTSD2SS (VEX. 128 encoded version)
DEST[31:0] \& Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC2[63:0]);DEST[127:32] $\leftarrow$ SRC1[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
CVTSD2SS

$\qquad$
m128 _mm_cvtsd_ss(
m128 a, __m128d b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 3.

## CVTSI2SD—Convert Dword Integer to Scalar Double-Precision FP Value

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 0F $2 \mathrm{~A} / \mathrm{r}$ CVTSI2SD xmm, r/m32 | A | V/V | SSE2 | Convert one signed doubleword integer from r/m32 to one doubleprecision floating-point value in xmm. |
| F2 REX.W OF 2A /r CVTSI2SD xmm, r/m64 | A | V/N.E. | SSE2 | Convert one signed quadword integer from r/m64 to one doubleprecision floating-point value in xmm. |
| VEX.NDS.LIG.F2.0F.WO 2A / VCVTSI2SD xmm1, xmm2, r/m32 | B | V/V | AVX | Convert one signed doubleword integer from r/m32 to one doubleprecision floating-point value in xmm 1 . |
| VEX.NDS.LIG.F2.0F.W1 2A/r VCVTSI2SD xmm1, xmm2, r/m64 | B | V/N.E. | AVX | Convert one signed quadword integer from r/m64 to one doubleprecision floating-point value in $\mathrm{xmm1}$. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Converts a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the second source operand to a double-precision floating-point value in the destination operand. The result is stored in the low quadword of the destination operand, and the high quadword left unchanged. When conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.
Legacy SSE instructions: Use of the REX.W prefix promotes the instruction to 64-bit operands. See the summary chart at the beginning of this section for encoding data and limits.

The second source operand can be a general-purpose register or a 32/64-bit memory location. The first source and destination operands are XMM registers.
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged. VEX. 128 encoded version: Bits $(127: 64)$ of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

## CVTSI2SD

IF 64-Bit Mode And OperandSize $=64$
THEN
DEST[63:0] \& Convert_Integer_To_Double_Precision_Floating_Point(SRC[63:0]); ELSE

DEST[63:0] \& Convert_Integer_To_Double_Precision_Floating_Point(SRC[31:0]);
Fl ;
DEST[VLMAX-1:64] (Unmodified)

## VCVTSI2SD

IF 64-Bit Mode And OperandSize $=64$
THEN
DEST[63:0] $\leftarrow$ Convert_Integer_To_Double_Precision_Floating_Point(SRC2[63:0]); ELSE

DEST[63:0] \& Convert_Integer_To_Double_Precision_Floating_Point(SRC2[31:0]); Fl ;
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
CVTSI2SD __m128d _mm_cvtsi32_sd(__m128d a, int b)
CVTSI2SD __m128d _mm_cvtsi64_sd(__m128d a, _int64 b)

## SIMD Floating-Point Exceptions

Precision.

Other Exceptions
See Exceptions Type 3.

## CVTSI2SS—Convert Dword Integer to Scalar Single-Precision FP Value

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF $2 \mathrm{~A} / \mathrm{r}$ CVTSI2SS xmm, r/m32 | A | V/V | SSE | Convert one signed doubleword integer from r/m32 to one singleprecision floating-point value in $x \mathrm{~mm}$. |
| F3 REX.W OF 2A /r CVTSI2SS xmm, r/m64 | A | V/N.E. | SSE | Convert one signed quadword integer from r/m64 to one singleprecision floating-point value in xmm. |
| VEX.NDS.LIG.F3.0F.WO 2A / VCVTSI2SS xmm1, xmm2, r/m32 | B | V/V | AVX | Convert one signed doubleword integer from r/m32 to one singleprecision floating-point value in $\mathrm{xmm1}$. |
| VEX.NDS.LIG.F3.0F.W1 2A/r VCVTSI2SS xmm1, xmm2, r/m64 | B | V/N.E. | AVX | Convert one signed quadword integer from r/m64 to one singleprecision floating-point value in $\mathrm{xmm1}$. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Converts a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the source operand (second operand) to a single-precision floating-point value in the destination operand (first operand). The source operand can be a general-purpose register or a memory location. The destination operand is an XMM register. The result is stored in the low doubleword of the destination operand, and the upper three doublewords are left unchanged. When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.

Legacy SSE instructions: In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. Use of the REX.W
prefix promotes the instruction to 64-bit operands. See the summary chart at the beginning of this section for encoding data and limits.
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged. VEX. 128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

## CVTSI2SS (128-bit Legacy SSE version)

IF 64-Bit Mode And OperandSize $=64$
THEN
DEST[31:0] \& Convert_Integer_To_Single_Precision_Floating_Point(SRC[63:0]); ELSE

DEST[31:0] \& Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0]); Fl ;

DEST[VLMAX-1:32] (Unmodified)

## VCVTSI2SS (VEX. 128 encoded version)

IF 64-Bit Mode And OperandSize = 64
THEN
DEST[31:0] \& Convert_Integer_To_Single_Precision_Floating_Point(SRC[63:0]);
ELSE
DEST[31:0] \& Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0]);
Fl ;
DEST[127:32] $\leqslant$ SRC1[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
CVTSI2SS __m128 _mm_cvtsi32_ss(__m128 a, int b)
CVTSI2SS __m128 _mm_cvtsi64_ss(__m128 a, __int64 b)

## SIMD Floating-Point Exceptions

Precision.

## Other Exceptions

See Exceptions Type 3.

## CVTSS2SD—Convert Scalar Single-Precision FP Value to Scalar DoublePrecision FP Value

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { / } \end{aligned}$ | 64/32-bit Mode | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 0F 5A /r CVTSS2SD xmm1, xmm2/m32 | A | V/V | SSE2 | Convert one single-precision floating-point value in xmm2/m32 to one doubleprecision floating-point value in xmm 1 . |
| VEX.NDS.LIG.F3.0F.WIG 5A/r VCVTSS2SD xmm1, xmm2, xmm3/m32 | B | V/V | AVX | Convert one single-precision floating-point value in xmm3/m32 to one doubleprecision floating-point value and merge with high bits of xmm 2 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Converts a single-precision floating-point value in the source operand (second operand) to a double-precision floating-point value in the destination operand (first operand). The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. When the source operand is an XMM register, the single-precision floating-point value is contained in the low doubleword of the register. The result is stored in the low quadword of the destination operand, and the high quadword is left unchanged.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

Operation
CVTSS2SD (128-bit Legacy SSE version)
DEST[63:0] \& Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0]);DEST[VLMAX-1:64] (Unmodified)
VCVTSS2SD (VEX. 128 encoded version)DEST[63:0] \& Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC2[31:0])DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
CVTSS2SD __m128d _mm_cvtss_sd(__m128da, ..... _m128 b)
SIMD Floating-Point Exceptions
Invalid, Denormal.
Other Exceptions
See Exceptions Type 3.

## CVTSS2SI—Convert Scalar Single-Precision FP Value to Dword Integer

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 2D /r CVTSS2SI r32, xmm/m32 | A | V/V | SSE | Convert one single-precision floating-point value from $x m m / m 32$ to one signed doubleword integer in r32. |
| F3 REX.W OF 2D /r CVTSS2SI r64, xmm/m32 | A | V/N.E. | SSE | Convert one single-precision floating-point value from xmm/m32 to one signed quadword integer in r64. |
| VEX.LIG.f3.0F.WO 2D /r VCVTSS2SI r32, xmm1/m32 | A | V/V | AVX | Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32. |
| VEX.LIG.F3.OF.W1 2D / VCVTSS2SI r64, xmm1/m32 | A | V/N.E. | AVX | Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

Converts a single-precision floating-point value in the source operand (second operand) to a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the destination operand (first operand). The source operand can be an XMM register or a memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the single-precision floatingpoint value is contained in the low doubleword of the register.
When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value $(80000000 \mathrm{H})$ is returned.

In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. Use of the REX.W prefix promotes the instruction to 64-bit operands. See the summary chart at the beginning of this section for encoding data and limits.

Legacy SSE instructions: In 64-bit mode, Use of the REX.W prefix promotes the instruction to 64-bit operands. See the summary chart at the beginning of this section for encoding data and limits.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

## Operation

```
IF 64-bit Mode and OperandSize = 64
    THEN
            DEST[64:0] \leftarrowConvert_Single_Precision_Floating_Point_To_Integer(SRC[31:0]);
        ELSE
            DEST[31:0] \leftarrow Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0]);
Fl;
```

Intel C/C++ Compiler Intrinsic Equivalent
int _mm_cvtss_si32(__m128d a)
__int64 _mm_cvtss_si64(__m128d a)

## SIMD Floating-Point Exceptions

Invalid, Precision.

Other Exceptions
See Exceptions Type 3; additionally
\#UFD If VEX.vvvv != 1111B.

## CVTTPD2DQ-Convert with Truncation Packed Double-Precision FP

 Values to Packed Dword Integers| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF E6 CVTTPD2DQ xmm1, xmm2/m128 | A | V/V | SSE2 | Convert two packed doubleprecision floating-point values from $x m m 2 / m 128$ to two packed signed doubleword integers in xmm1 using truncation. |
| VEX.128.66.0f.WIG E6/r VCVTTPD2DQ xmm1, xmm2/m128 | A | V/V | AVX | Convert two packed doubleprecision floating-point values in $\mathrm{xmm2}$ /mem to two signed doubleword integers in xmm1 using truncation. |
| VEX.256.66.0F.WIG E6 /r VCVTTPD2DQ xmm1, ymm2/m256 | A | V/V | AVX | Convert four packed doubleprecision floating-point values in ymm2/mem to four signed doubleword integers in xmm1 using truncation. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Converts two or four packed double-precision floating-point values in the source operand (second operand) to two or four packed signed doubleword integers in the destination operand (first operand).
When a conversion is inexact, a truncated (round toward zero) value is returned.If a converted result is larger than the maximum signed doubleword integer, the floatingpoint invalid exception is raised, and if this exception is masked, the indefinite integer value $(80000000 \mathrm{H})$ is returned.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The source operand is an XMM register or 128-bit memory location. The destination operation is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.


Figure 3-14. VCVTTPD2DQ (VEX. 256 encoded version)

## Operation

CVTTPD2DQ (128-bit Legacy SSE version)
DEST[31:0] \& Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[63:0])
DEST[63:32] < Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[127:64])
DEST[127:64] $\leftarrow 0$
DEST[VLMAX-1:128] (unmodified)

## VCVTTPD2DQ (VEX. 128 encoded version)

DEST[31:0] ↔ Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[63:0]) DEST[63:32] \& Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[127:64]) DEST[VLMAX-1:64] $\leftarrow 0$

VCVTTPD2DQ (VEX. 256 encoded version)
DEST[31:0] \& Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[63:0])
DEST[63:32] < Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[127:64])
DEST[95:64] \& Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[191:128])
DEST[127:96] \& Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[255:192)
DEST[255:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
CVTTPD2DQ __m128i _mm_cvttpd_epi32(__m128d a)
VCVTTPD2DQ __m128i _mm256_cvttpd_epi32 (__m256d src)
SIMD Floating-Point Exceptions
Invalid, Precision.
Other Exceptions
See Exceptions Type 2; additionally
\#UFD ..... If VEX.vvvv != 1111B.

## CVTTPD2PI-Convert with Truncation Packed Double-Precision FP

 Values to Packed Dword Integers| Opcode/ | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| Instruction | A | Valid | Valid | Convert two packer double- <br> Crecision floating-point |
| CVTTPD2PI mm, $x m m / m 128$ |  |  |  | values from xmm/m128 to <br> two packed signed <br> doubleword integers in mm <br> using truncation. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Converts two packed double-precision floating-point values in the source operand (second operand) to two packed signed doubleword integers in the destination operand (first operand). The source operand can be an XMM register or a 128-bit memory location. The destination operand is an MMX technology register.

When a conversion is inexact, a truncated (round toward zero) result is returned. If a converted result is larger than the maximum signed doubleword integer, the floatingpoint invalid exception is raised, and if this exception is masked, the indefinite integer value $(80000000 \mathrm{H})$ is returned.
This instruction causes a transition from x87 FPU to MMX technology operation (that is, the x87 FPU top-of-stack pointer is set to 0 and the $x 87$ FPU tag word is set to all 0s [valid]). If this instruction is executed while an x87 FPU floating-point exception is pending, the exception is handled before the CVTTPD2PI instruction is executed.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[31:0] $\leftarrow$ Convert_Double_Precision_Floating_Point_To_Integer32_Truncate(SRC[63:0]); DEST[63:32] $\leftarrow$ Convert_Double_Precision_Floating_Point_To_Integer32_

Truncate(SRC[127:64]);
Intel C/C++ Compiler Intrinsic Equivalent
CVTTPD1PI __m64 _mm_cvttpd_pi32(__m128d a)

## SIMD Floating-Point Exceptions

Invalid, Precision.

## Other Mode Exceptions

See Table 19-4, "Exception Conditions for Legacy SIMD/MMX Instructions with FP Exception and 16-Byte Alignment," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## CVTTPS2DQ—Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 5B /r CVTTPS2DQ xmm1, xmm2/m128 | A | V/V | SSE2 | Convert four singleprecision floating-point values from $x m m 2 / m 128$ to four signed doubleword integers in xmm1 using truncation. |
| VEX.128.F3.0F.WIG 5B / VCVTTPS2DQ xmm1, xmm2/m128 | A | V/V | AVX | Convert four packed single precision floating-point values from $x m m 2 / m e m$ to four packed signed doubleword values in xmm1 using truncation. |
| VEX.256.F3.0F.WIG 5B /r VCVTTPS2DQ ymm1, ymm2/m256 | A | V/V | AVX | Convert eight packed single precision floating-point values from ymm2/mem to eight packed signed doubleword values in ymm1 using truncation. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Converts four or eight packed single-precision floating-point values in the source operand to four or eight signed doubleword integers in the destination operand.
When a conversion is inexact, a truncated (round toward zero) value is returned.If a converted result is larger than the maximum signed doubleword integer, the floatingpoint invalid exception is raised, and if this exception is masked, the indefinite integer value $(80000000 \mathrm{H})$ is returned.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The source operand is an XMM register or 128-bit memory location. The destination operation is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

## CVTTPS2DQ (128-bit Legacy SSE version) <br> DEST[31:0] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0]) DEST[63:32] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32]) DEST[95:64] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[95:64]) DEST[127:96] ↔ Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[127:96]) DEST[VLMAX-1:128] (unmodified)

VCVTTPS2DQ (VEX. 128 encoded version)
DEST[31:0] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0]) DEST[63:32] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32]) DEST[95:64] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[95:64]) DEST[127:96] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[127:96]) DEST[VLMAX-1:128] $\leftarrow 0$

## VCVTTPS2DQ (VEX. 256 encoded version)

DEST[31:0] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0])
DEST[63:32] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32])
DEST[95:64] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[95:64])
DEST[127:96] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[127:96)
DEST[159:128] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[159:128])
DEST[191:160] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[191:160])
DEST[223:192] < Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[223:192])
DEST[255:224] \& Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[255:224])
Intel C/C++ Compiler Intrinsic Equivalent
CVTTPS2DQ _m128i_mm_cvttps_epi32(_m128 a)
VCVTTPS2DQ __m256i _mm256_cvttps_epi32 (__m256 a)

## SIMD Floating-Point Exceptions

Invalid, Precision.

## Other Exceptions

See Exceptions Type 2; additionally
\#UD If VEX.vvvv != 1111B.

## CVTTPS2PI—Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers

| Opcode/ | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| Instruction | A | Valid | Valid | Convert two single- <br> OF $2 \mathrm{C} / \mathrm{r}$ |
| CVTTPS2PI mm, $x \mathrm{~mm} / \mathrm{m64}$ |  |  |  | precision floating-point <br> values from $x m m / m 64$ to <br> two signed doubleword <br> signed integers in mm using <br> truncation. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Converts two packed single-precision floating-point values in the source operand (second operand) to two packed signed doubleword integers in the destination operand (first operand). The source operand can be an XMM register or a 64-bit memory location. The destination operand is an MMX technology register. When the source operand is an XMM register, the two single-precision floating-point values are contained in the low quadword of the register.
When a conversion is inexact, a truncated (round toward zero) result is returned. If a converted result is larger than the maximum signed doubleword integer, the floatingpoint invalid exception is raised, and if this exception is masked, the indefinite integer value $(80000000 \mathrm{H})$ is returned.

This instruction causes a transition from x87 FPU to MMX technology operation (that is, the x87 FPU top-of-stack pointer is set to 0 and the x87 FPU tag word is set to all 0 s [valid]). If this instruction is executed while an $\times 87$ FPU floating-point exception is pending, the exception is handled before the CVTTPS2PI instruction is executed.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[31:0] $\leftarrow$ Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0]);
DEST[63:32] $\leftarrow$ Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32]);
Intel C/C++ Compiler Intrinsic Equivalent
CVTTPS2PI __m64 _mm_cvttps_pi32(__m128 a)

## SIMD Floating-Point Exceptions

Invalid, Precision.

## Other Exceptions

See Table 19-5, "Exception Conditions for Legacy SIMD/MMX Instructions with XMM and FP Exception," in the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

CVTTSD2SI-Convert with Truncation Scalar Double-Precision FP Value to Signed Integer

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF 2C/r CVTTSD2SI r32, xmm/m64 | A | V/V | SSE2 | Convert one doubleprecision floating-point value from $x \mathrm{~mm} / \mathrm{m} 64$ to one signed doubleword integer in r32 using truncation. |
| F2 REX.W OF 2C /r CVTTSD2SI r64, xmm/m64 | A | V/N.E. | SSE2 | Convert one double precision floating-point value from $x m m / m 64$ to one signedquadword integer in r64 using truncation. |
| VEX.LIG.F2.OF.WO 2C / VCVTTSD2SI r32, xmm1/m64 | A | V/V | AVX | Convert one doubleprecision floating-point value from $x m m 1 / m 64$ to one signed doubleword integer in r32 using truncation. |
| VEX.LIG.F2.0F.W1 2C / VCVTTSD2SI r64, xmm1/m64 | A | V/N.E. | AVX | Convert one double precision floating-point value from $x m m 1 / m 64$ to one signed quadword integer in r64 using truncation. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

Converts a double-precision floating-point value in the source operand (second operand) to a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the destination operand (first operand). The source operand can be an XMM register or a 64-bit memory location. The destination operand is a general purpose register. When the source operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register.

When a conversion is inexact, a truncated (round toward zero) result is returned. If a converted result is larger than the maximum signed doubleword integer, the floating point invalid exception is raised. If this exception is masked, the indefinite integer value $(80000000 \mathrm{H})$ is returned.

Legacy SSE instructions: In 64-bit mode, Use of the REX.W prefix promotes the instruction to 64-bit operation. See the summary chart at the beginning of this section for encoding data and limits.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

## Operation

```
IF 64-Bit Mode and OperandSize = 64
    THEN
        DEST[63:0] \leftarrow Convert_Double_Precision_Floating_Point_To_
                            Integer64_Truncate(SRC[63:0]);
    ELSE
        DEST[31:0] \leftarrow Convert_Double_Precision_Floating_Point_To_
        Integer32_Truncate(SRC[63:0]);
```

FI;
Intel C/C++ Compiler Intrinsic Equivalent
int _mm_cvttsd_si32(__m128d a)
__int64 _mm_cvttsd_si64(__m128d a)

## SIMD Floating-Point Exceptions

Invalid, Precision.
Other Exceptions
See Exceptions Type 3; additionally
\#UD If VEX.vvvv != 1111B.

## CVTTSS2SI-Convert with Truncation Scalar Single-Precision FP Value

 to Dword Integer| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | A | V/V | SSE | Convert one single-precision floating-point value from xmm/m32 to one signed doubleword integer in r32 using truncation. |
| F3 REX.W OF 2C /r CVTTSS2SI r64, xmm/m32 | A | V/N.E. | SSE | Convert one single-precision floating-point value from xmm/m32 to one signed quadword integer in r64 using truncation. |
| VEX.LIG.F3.OF.WO 2C /r VCVTTSS2SI r32, xmm1/m32 | A | V/V | AVX | Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32 using truncation. |
| VEX.LIG.F3.OF.W1 2C/r VCVTTSS2SI r64, xmm1/m32 | A | V/N.E. | AVX | Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64 using truncation. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Converts a single-precision floating-point value in the source operand (second operand) to a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the destination operand (first operand). The source operand can be an XMM register or a 32-bit memory location. The destination operand is a generalpurpose register. When the source operand is an XMM register, the single-precision floating-point value is contained in the low doubleword of the register.
When a conversion is inexact, a truncated (round toward zero) result is returned. If a converted result is larger than the maximum signed doubleword integer, the floatingpoint invalid exception is raised. If this exception is masked, the indefinite integer value $(80000000 \mathrm{H})$ is returned.

Legacy SSE instructions: In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. Use of the REX.W prefix promotes the instruction to 64-bit operation. See the summary chart at the beginning of this section for encoding data and limits.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

## Operation

```
IF 64-Bit Mode and OperandSize = 64
        THEN
            DEST[63:0] \leftarrow Convert_Single_Precision_Floating_Point_To_
                Integer_Truncate(SRC[31:0]);
    ELSE
        DEST[31:0] \leftarrow Convert_Single_Precision_Floating_Point_To_
                        Integer_Truncate(SRC[31:0]);
```

FI;
Intel C/C++ Compiler Intrinsic Equivalent
int _mm_cvttss_si32(__m128d a)
__int64 _mm_cvttss_si64(__m128d a)

## SIMD Floating-Point Exceptions

Invalid, Precision.

## Other Exceptions

See Exceptions Type 3; additionally
\#UD If VEX.vvvv != 1111B.

## CWD/CDQ/CQO—Convert Word to Doubleword/Convert Doubleword to Quadword

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 99 | CWD | A | Valid | Valid | DX:AX $\leftarrow$ sign-extend of $A X$. |
| 99 | $C D Q$ | $A$ | Valid | Valid | EDX:EAX $\leftarrow$ sign-extend of <br> REX.W + 99 |
|  | CQO | A | Valid | N.E. | RDX:RAX $\leftarrow$ sign-extend of <br> RAX. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Doubles the size of the operand in register AX, EAX, or RAX (depending on the operand size) by means of sign extension and stores the result in registers DX:AX, EDX:EAX, or RDX:RAX, respectively. The CWD instruction copies the sign (bit 15) of the value in the $A X$ register into every bit position in the $D X$ register. The CDQ instruction copies the sign (bit 31) of the value in the EAX register into every bit position in the EDX register. The CQO instruction (available in 64-bit mode only) copies the sign (bit 63) of the value in the RAX register into every bit position in the RDX register.
The CWD instruction can be used to produce a doubleword dividend from a word before word division. The CDQ instruction can be used to produce a quadword dividend from a doubleword before doubleword division. The CQO instruction can be used to produce a double quadword dividend from a quadword before a quadword division.

The CWD and CDQ mnemonics reference the same opcode. The CWD instruction is intended for use when the operand-size attribute is 16 and the CDQ instruction for when the operand-size attribute is 32 . Some assemblers may force the operand size to 16 when CWD is used and to 32 when CDQ is used. Others may treat these mnemonics as synonyms (CWD/CDQ) and use the current setting of the operandsize attribute to determine the size of values to be converted, regardless of the mnemonic used.

In 64-bit mode, use of the REX.W prefix promotes operation to 64 bits. The CQO mnemonics reference the same opcode as CWD/CDQ. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

```
IF OperandSize \(=16\) (* CWD instruction *)
    THEN
        DX \(\leftarrow\) SignExtend(AX);
    ELSE IF OperandSize = 32 (* CDQ instruction *)
        EDX \(\leftarrow\) SignExtend(EAX); Fl;
    ELSE IF 64-Bit Mode and OperandSize = 64 (* CQO instruction*)
        RDX \(\leftarrow\) SignExtend(RAX); Fl;
```

FI;

Flags Affected
None.

Exceptions (All Operating Modes)
\#UD
If the LOCK prefix is used.

## DAA-Decimal Adjust AL after Addition

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> Valid | Description <br> Decimal adjust AL after <br> addition. |
| :--- | :--- | :--- | :--- | :--- | :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Adjusts the sum of two packed BCD values to create a packed BCD result. The AL register is the implied source and destination operand. The DAA instruction is only useful when it follows an ADD instruction that adds (binary addition) two 2-digit, packed BCD values and stores a byte result in the AL register. The DAA instruction then adjusts the contents of the AL register to contain the correct 2-digit, packed $B C D$ result. If a decimal carry is detected, the CF and AF flags are set accordingly.

This instruction executes as described above in compatibility mode and legacy mode. It is not valid in 64-bit mode.

## Operation

```
IF 64-Bit Mode
    THEN
        \#UD;
    ELSE
        old_AL \(\leftarrow A L\);
        old_CF \(\leftarrow C F\);
        \(\mathrm{CF} \leftarrow 0\);
        IF (((AL AND OFH) > 9) or \(\mathrm{AF}=1\) )
            THEN
                \(A L \leftarrow A L+6 ;\)
                CF \(\leftarrow\) old_CF or (Carry from \(\mathrm{AL} \leftarrow \mathrm{AL}+6\) );
                \(A F \leftarrow 1 ;\)
        ELSE
            AF \(\leftarrow 0 ;\)
    \(\mathrm{Fl} ;\)
    IF ((old_AL > 99H) or (old_CF = 1))
        THEN
            \(\mathrm{AL} \leftarrow \mathrm{AL}+60 \mathrm{H} ;\)
            \(C F \leftarrow 1\);
```

```
        ELSE
        CF}\leftarrow0
FI;
```

Fl ;

Example

| ADD | AL, BL | Before: $\mathrm{AL}=79 \mathrm{HL}=35 \mathrm{H}$ EFLAGS(OSZAPC)=XXXXXX |
| :---: | :---: | :---: |
|  |  | After: $\mathrm{AL}=$ AEH BL=35H EFLAGS(OSZAPC)=110000 |
| DAA |  | Before: $\mathrm{AL}=\mathrm{AEH}$ BL=35H EFLAGS(OSZAPC) $=110000$ |
|  |  | After: $\mathrm{AL}=14 \mathrm{H}$ BL=35H EFLAGS(OSZAPC)=X00111 |
| DAA |  | Before: $\mathrm{AL}=2 \mathrm{EH}$ BL=35H EFLAGS(OSZAPC) $=110000$ |
|  |  | After: $\mathrm{AL}=34 \mathrm{H}$ BL=35H EFLAGS(0SZAPC)=X00101 |

## Flags Affected

The CF and AF flags are set if the adjustment of the value results in a decimal carry in either digit of the result (see the "Operation" section above). The SF, ZF, and PF flags are set according to the result. The OF flag is undefined.

## Protected Mode Exceptions <br> \#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#UD If the LOCK prefix is used.

Compatibility Mode Exceptions
\#UD If the LOCK prefix is used.

64-Bit Mode Exceptions
\#UD
If in 64-bit mode.

## DAS—Decimal Adjust AL after Subtraction

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> 2F | DAS |
| :--- | :--- | :--- | :--- | :--- | :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Adjusts the result of the subtraction of two packed BCD values to create a packed BCD result. The AL register is the implied source and destination operand. The DAS instruction is only useful when it follows a SUB instruction that subtracts (binary subtraction) one 2-digit, packed BCD value from another and stores a byte result in the AL register. The DAS instruction then adjusts the contents of the AL register to contain the correct 2-digit, packed BCD result. If a decimal borrow is detected, the CF and AF flags are set accordingly.
This instruction executes as described above in compatibility mode and legacy mode. It is not valid in 64-bit mode.

## Operation

```
IF 64-Bit Mode
    THEN
        #UD;
    ELSE
        old_AL}\leftarrowAL
        old_CF }\leftarrowCC
        CF}\leftarrow0
        IF (((AL AND OFH) > 9) or AF = 1)
            THEN
            AL}\leftarrowAL-6
            CF}\leftarrow\mathrm{ old_CF or (Borrow from AL }\leftarrow\textrm{AL}-6)
            AF}\leftarrow1
            ELSE
                AF}\leftarrow0
    Fl;
    IF ((old_AL > 99H) or (old_CF = 1))
        THEN
            AL}\leftarrowAL-60H
```

$$
C F \leftarrow 1 ;
$$

Fl ;
FI;

## Example

SUB AL, BL Before: $\mathrm{AL}=35 \mathrm{H}, \mathrm{BL}=47 \mathrm{H}, \mathrm{EFLAGS}($ OSZAPC $)=\mathrm{XXXXXX}$
After: AL = EEH, BL = 47H, EFLAGS(OSZAPC) = 010111
DAA Before: $\mathrm{AL}=\mathrm{EEH}, \mathrm{BL}=47 \mathrm{H}, \mathrm{EFLAGS}(O S Z A P C)=010111$
After: $\mathrm{AL}=88 \mathrm{H}, \mathrm{BL}=47 \mathrm{H}, \mathrm{EFLAGS}(0 S Z A P C)=\mathrm{X} 10111$
Flags Affected
The CF and AF flags are set if the adjustment of the value results in a decimal borrow in either digit of the result (see the "Operation" section above). The SF, ZF, and PF flags are set according to the result. The OF flag is undefined.

Protected Mode Exceptions
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#UD
If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#UD
If the LOCK prefix is used.

Compatibility Mode Exceptions
\#UD If the LOCK prefix is used.

64-Bit Mode Exceptions
\#UD
If in 64-bit mode.

## DEC—Decrement by 1

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| FE $/ 1$ | DEC $r / m 8$ | A | Valid | Valid | Decrement $r / m 8$ by 1. |
| REX + FE $/ 1$ | DEC $r / m 8^{*}$ | A | Valid | N.E. | Decrement $r / m 8$ by 1. |
| FF $/ 1$ | DEC $r / m 16$ | A | Valid | Valid | Decrement $r / m 16$ by 1. |
| FF $/ 1$ | DEC $r / m 32$ | A | Valid | Valid | Decrement $r / m 32$ by 1. |
| REX.W + FF $/ 1$ | DEC $r / m 64$ | A | Valid | N.E. | Decrement $r / m 64$ by 1. |
| $48+r w$ | DEC $r 16$ | B | N.E. | Valid | Decrement $r 16$ by 1. |
| $48+r d$ | DEC $r 32$ | B | N.E. | Valid | Decrement $r 32$ by 1. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m $(r, w)$ | NA | NA | NA |
| B | reg $(r, w)$ | NA | NA | NA |

## Description

Subtracts 1 from the destination operand, while preserving the state of the CF flag. The destination operand can be a register or a memory location. This instruction allows a loop counter to be updated without disturbing the CF flag. (To perform a decrement operation that updates the CF flag, use a SUB instruction with an immediate operand of 1.)
This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, DEC r16 and DEC r32 are not encodable (because opcodes 48H through 4FH are REX prefixes). Otherwise, the instruction's 64-bit mode default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits.
See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ DEST - 1;

## Flags Affected

The CF flag is not affected. The OF, SF, ZF, AF, and PF flags are set according to the result.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the destination operand is located in a non-writable segment. |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

| 64-Bit Mode Exceptions |  |
| :--- | :--- |
| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) If a page fault occurs. <br> \#AC(0) If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. <br> \#UD If the LOCK prefix is used but the destination is not a memory <br> operand. |  |

## DIV-Unsigned Divide

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F6 /6 | DIV r/m8 | A | Valid | Valid | Unsigned divide AX by r/m8, with result stored in $\mathrm{AL} \leftarrow$ Quotient, $\mathrm{AH} \leftarrow$ Remainder. |
| REX + F6 /6 | DIV r/m8* | A | Valid | N.E. | Unsigned divide AX by r/m8, with result stored in $\mathrm{AL} \leftarrow$ Quotient, $\mathrm{AH} \leftarrow$ Remainder. |
| F7 /6 | DIV r/m16 | A | Valid | Valid | Unsigned divide $D X: A X$ by r/m16, with result stored in AX $\leftarrow$ Quotient, $\mathrm{DX} \leftarrow$ Remainder. |
| F7 $/ 6$ | DIV r/m32 | A | Valid | Valid | Unsigned divide EDX:EAX by r/m32, with result stored in EAX $\leftarrow$ Quotient, EDX $\leftarrow$ Remainder. |
| REX.W + F7 /6 | DIV r/m64 | A | Valid | N.E. | Unsigned divide RDX:RAX by r/m64, with result stored in RAX $\leftarrow$ Quotient, RDX $\leftarrow$ Remainder. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (w) | NA | NA | NA |

## Description

Divides unsigned the value in the AX, DX:AX, EDX:EAX, or RDX:RAX registers (dividend) by the source operand (divisor) and stores the result in the $A X(A H: A L)$, DX:AX, EDX:EAX, or RDX:RAX registers. The source operand can be a generalpurpose register or a memory location. The action of this instruction depends on the operand size (dividend/divisor). Division using 64-bit operand is available only in 64-bit mode.

Non-integral results are truncated (chopped) towards 0 . The remainder is always less than the divisor in magnitude. Overflow is indicated with the \#DE (divide error) exception rather than with the CF flag.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. In 64-bit mode when REX.W is applied, the instruction divides the unsigned value in RDX:RAX by the source operand and stores the quotient in RAX, the remainder in RDX.
See the summary chart at the beginning of this section for encoding data and limits. See Table 3-25.

Table 3-25. DIV Action

| Operand Size | Dividend | Divisor | Quotient | Remainder | Maximum <br> Quotient |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Word/byte | AX | r/m8 | AL | AH | 255 |
| Doubleword/word | DX:AX | r/m16 | AX | DX | 65,535 |
| Quadword/doubleword | EDX:EAX | r/m32 | EAX | EDX | $2^{32}-1$ |
| Doublequadword/ | RDX:RAX | r/m64 | RAX | RDX | $2^{64-1}$ |
| quadword |  |  |  |  |  |

## Operation

$$
\text { IF SRC }=0
$$

THEN \#DE; FI; (* Divide Error *)
IF OperandSize = 8 (* Word/Byte Operation *)
THEN
temp $\leftarrow \mathrm{AX} / \mathrm{SRC}$;
IF temp > FFH
THEN \#DE; (* Divide error *)
ELSE
$A L \leftarrow$ temp;
AH $\leftarrow A X$ MOD SRC;
FI ;
ELSE IF OperandSize = 16 (* Doubleword/word operation *)
THEN
temp $\leftarrow D X: A X / S R C ;$
IF temp > FFFFH
THEN \#DE; (* Divide error *)
ELSE
$A X \leftarrow$ temp;
$D X \leftarrow D X: A X$ MOD SRC;
FI ;
FI;
ELSE IF Operandsize = 32 (* Quadword/doubleword operation *)
THEN
temp $\leftarrow$ EDX:EAX / SRC;

```
        IF temp > FFFFFFFFFH
            THEN #DE; (* Divide error *)
        ELSE
        EAX \leftarrow temp;
        EDX \leftarrowEDX:EAX MOD SRC;
        Fl;
    FI;
ELSE IF 64-Bit Mode and Operandsize = 64 (* Doublequadword/quadword operation *)
    THEN
        temp \leftarrowRDX:RAX / SRC;
        IF temp > FFFFFFFFFFFFFFFFFH
            THEN #DE; (* Divide error *)
    ELSE
        RAX \leftarrow temp;
        RDX \leftarrowRDX:RAX MOD SRC;
    Fl;
    Fl;
Fl;
```

Flags Affected
The CF, OF, SF, ZF, AF, and PF flags are undefined.

Protected Mode Exceptions

| \#DE | If the source operand (divisor) is 0 |
| :---: | :---: |
|  | If the quotient is too large for the designated register. |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |
| Real-Address M | Exceptions |
| \#DE | If the source operand (divisor) is 0. |
|  | If the quotient is too large for the designated register. |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |

If the DS, ES, FS, or GS register contains a NULL segment selector.

| \#SS(0) | If a memory operand effective address is outside the SS |
| :--- | :--- |
| segment limit. |  |

Virtual-8086 Mode Exceptions

| \#DE | If the source operand (divisor) is 0. <br> If the quotient is too large for the designated register. |
| :--- | :--- |
| If a memory operand effective address is outside the CS, DS, |  |
| ESP(0) | ES, FS, or GS segment limit. <br> If a memory operand effective address is outside the SS <br> segment limit. |
| \#SS | If a page fault occurs. <br> If alignment checking is enabled and an unaligned memory <br> reference is made. |
| \#PF(fault-code) |  |
| \#AC(0) | If the LOCK prefix is used. |.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. <br> \#DE |
| If the source operand (divisor) is 0 <br> If the quotient is too large for the designated register. |  |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |

## DIVPD—Divide Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 5E /r DIVPD xmm1, xmm2/m128 | A | V/V | SSE2 | Divide packed doubleprecision floating-point values in xmm1 by packed double-precision floatingpoint values xmm2/m128. |
| VEX.NDS.128.66.0F.WIG 5E/r VDIVPD xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Divide packed doubleprecision floating-point values in xmm2 by packed double-precision floatingpoint values in xmm3/mem. |
| VEX.NDS.256.66.0F.WIG 5E /r VDIVPD ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Divide packed doubleprecision floating-point values in ymm2 by packed double-precision floatingpoint values in ymm3/mem. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD divide of the two or four packed double-precision floating-point values in the first source operand by the two or four packed double-precision floating-point values in the second source operand. See Chapter 11 in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for an overview of a SIMD double-precision floating-point operation.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

DIVPD (128-bit Legacy SSE version) DEST[63:0] \& SRC1[63:0] / SRC2[63:0] DEST[127:64] < SRC1[127:64] / SRC2[127:64] DEST[VLMAX-1:128] (Unmodified)

VDIVPD (VEX. 128 encoded version) DEST[63:0] \& SRC1[63:0] / SRC2[63:0] DEST[127:64] $\leftarrow$ SRC1[127:64] / SRC2[127:64] DEST[VLMAX-1:128] $\leftarrow 0$

VDIVPD (VEX. 256 encoded version)
DEST[63:0] \& SRC1[63:0] / SRC2[63:0]
DEST[127:64] < SRC1[127:64] / SRC2[127:64]
DEST[191:128] $\leftarrow$ SRC1[191:128] / SRC2[191:128]
DEST[255:192] $\leftarrow$ SRC1[255:192] / SRC2[255:192]

Intel C/C++ Compiler Intrinsic Equivalent
DIVPD __m128d _mm_div_pd(__m128d a, __m128d b)
VDIVPD __m256d _mm256_div_pd (__m256d a, __m256d b);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Divide-by-Zero, Precision, Denormal.

Other Exceptions
See Exceptions Type 2.

## DIVPS-Divide Packed Single-Precision Floating-Point Values

| Opcode Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 5E /r DIVPS xmm1, <br> xmm2/m128 | A | V/V | SSE | Divide packed singleprecision floating-point values in xmm1 by packed single-precision floatingpoint values xmm2/m128. |
| VEX.NDS.128.0F.WIG 5E/r VDIVPS xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Divide packed singleprecision floating-point values in xmm2 by packed double-precision floatingpoint values in xmm3/mem. |
| VEX.NDS.256.0F.WIG 5E /r VDIVPS ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Divide packed singleprecision floating-point values in ymm2 by packed double-precision floatingpoint values in ymm3/mem. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD divide of the four or eight packed single-precision floating-point values in the first source operand by the four or eight packed single-precision floating-point values in the second source operand. See Chapter 10 in the Inte/ $® 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for an overview of a SIMD single-precision floating-point operation.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Operation
DIVPS (128-bit Legacy SSE version)
DEST[31:0] \& SRC1[31:0] / SRC2[31:0]
DEST[63:32] $\leftarrow \operatorname{SRC1}[63: 32] / \operatorname{SRC2}[63: 32]$
DEST[95:64] < SRC1[95:64] / SRC2[95:64]
DEST[127:96] < SRC1[127:96] / SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)

## VDIVPS (VEX. 128 encoded version)

DEST[31:0] $\leftarrow$ SRC1[31:0] / SRC2[31:0]
DEST[63:32] < SRC1[63:32] / SRC2[63:32]
DEST[95:64] < SRC1[95:64] / SRC2[95:64]
DEST[127:96] < SRC1[127:96] / SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$

## VDIVPS (VEX. 256 encoded version)

DEST[31:0] \& SRC1[31:0] / SRC2[31:0]
DEST[63:32] \& SRC1[63:32] / SRC2[63:32]
DEST[95:64] < SRC1[95:64] / SRC2[95:64]
DEST[127:96] < SRC1[127:96] / SRC2[127:96]
DEST[159:128] < SRC1[159:128] / SRC2[159:128]
DEST[191:160] < SRC1[191:160] / SRC2[191:160]
DEST[223:192] $\leftarrow$ SRC1[223:192] / SRC2[223:192]
DEST[255:224] $\leftarrow$ SRC1[255:224] / SRC2[255:224].

Intel C/C++ Compiler Intrinsic Equivalent
DIVPS __m128 _mm_div_ps(__m128 a, __m128 b)
VDIVPS __m256 _mm256_div_ps (__m256 a, __m256 b);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Divide-by-Zero, Precision, Denormal.

## Other Exceptions

See Exceptions Type 2.

## DIVSD—Divide Scalar Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF 5E/r DIVSD xmm1, xmm2/m64 | A | V/V | SSE2 | Divide low double-precision floating-point value $n$ xmm1 by low double-precision floating-point value in xmm2/mem64. |
| VEX.NDS.LIG.F2.0F.WIG 5E/r VDIVSD xmm1, xmm2, xmm3/m64 | A | V/V | AVX | Divide low double-precision floating point values in xmm2 by low double precision floating-point value in $\mathrm{xmm3}$ /mem64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Divides the low double-precision floating-point value in the first source operand by the low double-precision floating-point value in the second source operand, and stores the double-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source and destination hyperons are XMM registers. The high quadword of the destination operand is copied from the high quadword of the first source operand. See Chapter 11 in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an overview of a scalar double-precision floating-point operation.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

DIVSD (128-bit Legacy SSE version)
DEST[63:0] ↔ DEST[63:0] / SRC[63:0]

DEST[VLMAX-1:64] (Unmodified)

## VDIVSD (VEX. 128 encoded version)

DEST[63:0] $\leftarrow$ SRC1[63:0] / SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
DIVSD __m128d _mm_div_sd (m128d a, m128d b)

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Divide-by-Zero, Precision, Denormal.
Other Exceptions
See Exceptions Type 3.

## DIVSS—Divide Scalar Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 5E /r DIVSS xmm1, xmm2/m32 | A | V/V | SSE | Divide low single-precision floating-point value in xmm1 by low singleprecision floating-point value in $x \mathrm{~mm} 2 / \mathrm{m} 32$. |
| VEX.NDS.LIG.F3.OF.WIG 5E/r VDIVSS $x m m 1, x m m 2, x m m 3 / m 32$ | B | V/V | AVX | Divide low single-precision floating point value in xmm2 by low single precision floating-point value in xmm3/m32. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Divides the low single-precision floating-point value in the first source operand by the low single-precision floating-point value in the second source operand, and stores the single-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers. The three high-order doublewords of the destination are copied from the same dwords of the first source operand. See Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an overview of a scalar single-precision floating-point operation.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

DIVSS (128-bit Legacy SSE version)
DEST[31:0] ↔ DEST[31:0] / SRC[31:0]

DEST[VLMAX-1:32] (Unmodified)

## VDIVSS (VEX. 128 encoded version)

DEST[31:0] \& SRC1[31:0] / SRC2[31:0]
DEST[127:32] $\leftarrow$ SRC1[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
DIVSS __m128 _mm_div_ss(__m128 a, __m128 b)

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Divide-by-Zero, Precision, Denormal.
Other Exceptions
See Exceptions Type 3.

## DPPD - Dot Product of Packed Double Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF ЗA 41 /г ib DPPD xmm1, xmm2/m128, imm8 | A | V/V | SSE4_1 | Selectively multiply packed DP floating-point values from xmm1 with packed DP floating-point values from xmm2, add and selectively store the packed DP floating-point values to xmm1. |
| VEX.NDS.128.66.0F3A.WIG $41 /$ / ib VDPPD xmm1,xmm2, xmm3/m128, imm8 | B | V/V | AVX | Selectively multiply packed DP floating-point values from $x m m 2$ with packed DP floating-point values from xmm3, add and selectively store the packed DP floating-point values to xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Conditionally multiplies the packed double-precision floating-point values in the destination operand (first operand) with the packed double-precision floating-point values in the source (second operand) depending on a mask extracted from bits [5:4] of the immediate operand (third operand). If a condition mask bit is zero, the corresponding multiplication is replaced by a value of 0.0 .

The two resulting double-precision values are summed into an intermediate result. The intermediate result is conditionally broadcasted to the destination using a broadcast mask specified by bits [1:0] of the immediate byte.
If a broadcast mask bit is " 1 ", the intermediate result is copied to the corresponding qword element in the destination operand. If a broadcast mask bit is zero, the corresponding element in the destination is set to zero.
DPPS follows the NaN forwarding rules stated in the Software Developer's Manual, vol. 1, table 4.7. These rules do not cover horizontal prioritization of NaNs. Horizontal propagation of NaNs to the destination and the positioning of those NaNs in the desti-
nation is implementation dependent. NaNs on the input sources or computationally generated NaNs will have at least one NaN propagated to the destination.
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
If VDPPD is encoded with VEX.L= 1 , an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

```
DP_primitive (SRC1, SRC2)
IF (imm8[4] = 1)
    THEN Temp1[63:0] < DEST[63:0] * SRC[63:0];
    ELSE Temp1[63:0] \leftarrow+0.0; FI;
IF (imm8[5] = 1)
    THEN Temp1[127:64] < DEST[127:64] * SRC[127:64];
    ELSE Temp1[127:64] \leftarrow+0.0; FI;
Temp2[63:0] \leftarrow Temp1[63:0] + Temp1[127:64];
IF (imm8[0] = 1)
    THEN DEST[63:0] \leftarrow Temp2[63:0];
    ELSE DEST[63:0] \leftarrow+0.0; FI;
IF (imm8[1] = 1)
    THEN DEST[127:64] \leftarrow Temp2[63:0];
    ELSE DEST[127:64] \leftarrow+0.0; Fl;
DPPD (128-bit Legacy SSE version)
DEST[127:0]<DP_Primitive(SRC1[127:0], SRC2[127:0]);
DEST[VLMAX-1:128] (Unmodified)
```


## VDPPD (VEX. 128 encoded version)

DEST[127:0]<DP_Primitive(SRC1[127:0], SRC2[127:0]);
DEST[VLMAX-1:128] $\leftarrow 0$

## Flags Affected

None

Intel C/C++ Compiler Intrinsic Equivalent
DPPD __m128d _mm_dp_pd (_m128d a,__m128d b, const int mask);
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal
Exceptions are determined separately for each add and multiply operation. Unmasked exceptions will leave the destination untouched.

## Other Exceptions

See Exceptions Type 2; additionally

$$
\text { \#UD } \quad \text { If VEX.L= } 1 .
$$

## DPPS - Dot Product of Packed Single Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 3 A $40 /$ / ib DPPS xmm1, xmm2/m128, imm8 | A | V/V | SSE4_1 | Selectively multiply packed SP floating-point values from $x m m 1$ with packed SP floating-point values from xmm2, add and selectively store the packed SP floating-point values or zero values to $x m m 1$. |
| VEX.NDS.128.66.0F3A.WIG $40 / ヶ$ ib VDPPS xmm1,xmm2, xmm3/m128, imm8 | B | V/V | AVX | Multiply packed SP floating point values from xmm1 with packed SP floating point values from xmm2/mem selectively add and store to xmm 1 . |
| VEX.NDS.256.66.0F3A.WIG 40 /r ib VDPPS ymm1, ymm2, ymm3/m256, imm8 | B | V/V | AVX | Multiply packed singleprecision floating-point values from ymm2 with packed SP floating point values from ymm3/mem, selectively add pairs of elements and store to ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Conditionally multiplies the packed single precision floating-point values in the destination operand (first operand) with the packed single-precision floats in the source (second operand) depending on a mask extracted from the high 4 bits of the immediate byte (third operand). If a condition mask bit in Imm8[7:4] is zero, the corresponding multiplication is replaced by a value of 0.0.

The four resulting single-precision values are summed into an intermediate result. The intermediate result is conditionally broadcasted to the destination using a broadcast mask specified by bits [3:0] of the immediate byte.

If a broadcast mask bit is "1", the intermediate result is copied to the corresponding dword element in the destination operand. If a broadcast mask bit is zero, the corresponding element in the destination is set to zero.

DPPS follows the NaN forwarding rules stated in the Software Developer's Manual, vol. 1, table 4.7. These rules do not cover horizontal prioritization of NaNs. Horizontal propagation of NaNs to the destination and the positioning of those NaNs in the destination is implementation dependent. NaNs on the input sources or computationally generated NaNs will have at least one NaN propagated to the destination.
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
DP_primitive (SRC1, SRC2)
IF (imm8[4] = 1)
    THEN Temp1[31:0] & DEST[31:0] * SRC[31:0];
    ELSE Temp1[31:0] \leftarrow+0.0; FI;
IF (imm8[5] = 1)
    THEN Temp1[63:32] < DEST[63:32] * SRC[63:32];
    ELSE Temp1[63:32] \leftarrow+0.0; Fl;
IF (imm8[6] = 1)
    THEN Temp1[95:64] < DEST[95:64] * SRC[95:64];
    ELSE Temp1[95:64] \leftarrow+0.0; FI;
IF (imm8[7] = 1)
    THEN Temp1[127:96] < DEST[127:96] * SRC[127:96];
    ELSE Temp1[127:96] \leftarrow+0.0; FI;
```

```
Temp2[31:0] < Temp1[31:0] + Temp1[63:32];
Temp3[31:0] \(\leftarrow\) Temp1[95:64] + Temp1[127:96];
Temp4[31:0] \(\leftarrow\) Temp2[31:0] + Temp3[31:0];
```

If (imm8[0] = 1)
THEN DEST[31:0] \& Temp4[31:0];
ELSE DEST[31:0] $\leftarrow+0.0$; Fl;
IF (imm8[1] = 1)

THEN DEST[63:32] $\leftarrow$ Temp4[31:0];
ELSE DEST[63:32] $\leftarrow+0.0$; FI;
IF (imm8[2] = 1)
THEN DEST[95:64] $\leftarrow$ Temp4[31:0];
ELSE DEST[95:64] $\leftarrow+0.0$; FI;
IF (imm8[3] = 1)
THEN DEST[127:96] $\leftarrow$ Temp4[31:0];
ELSE DEST[127:96] $\leftarrow+0.0$; Fl;
DPPS (128-bit Legacy SSE version)
DEST[127:0] < DP_Primitive(SRC1[127:0], SRC2[127:0]);
DEST[VLMAX-1:128] (Unmodified)

## VDPPS (VEX. 128 encoded version)

DEST[127:0] < DP_Primitive(SRC1[127:0], SRC2[127:0]);
DEST[VLMAX-1:128] $\leftarrow 0$

## VDPPS (VEX. 256 encoded version)

DEST[127:0] < DP_Primitive(SRC1[127:0], SRC2[127:0]);
DEST[255:128]<DP_Primitive(SRC1[255:128], SRC2[255:128]);

## Intel C/C++ Compiler Intrinsic Equivalent

(V)DPPS __m128 _mm_dp_ps ( __m128 a, __m128 b, const int mask);

VDPPS __m256 _mm256_dp_ps ( __m256 a, __m256 b, const int mask);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal
Exceptions are determined separately for each add and multiply operation, in the order of their execution. Unmasked exceptions will leave the destination operands unchanged.

## Other Exceptions

See Exceptions Type 2.

## EMMS-Empty MMX Technology State

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> VF 77 | EMMS |
| :--- | :--- | :--- | :--- | :--- | :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Sets the values of all the tags in the x87 FPU tag word to empty (all 1s). This operation marks the x87 FPU data registers (which are aliased to the MMX technology registers) as available for use by x87 FPU floating-point instructions. (See Figure 8-7 in the Intel $\circledR^{8} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for the format of the $x 87$ FPU tag word.) All other MMX instructions (other than the EMMS instruction) set all the tags in x87 FPU tag word to valid (all 0s).

The EMMS instruction must be used to clear the MMX technology state at the end of all MMX technology procedures or subroutines and before calling other procedures or subroutines that may execute x87 floating-point instructions. If a floating-point instruction loads one of the registers in the x87 FPU data register stack before the x87 FPU tag word has been reset by the EMMS instruction, an x87 floating-point register stack overflow can occur that will result in an x87 floating-point exception or incorrect result.

EMMS operation is the same in non-64-bit modes and 64-bit mode.

## Operation

x87FPUTagWord $\leftarrow$ FFFFFH;

Intel C/C++ Compiler Intrinsic Equivalent
void _mm_empty()

## Flags Affected

None.

Protected Mode Exceptions
\#UD If CRO.EM[bit 2] = 1 .
\#NM If CRO.TS[bit 3] = 1 .
\#MF If there is a pending FPU exception.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

## ENTER-Make Stack Frame for Procedure Parameters

| Opcode | Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C8 iw 00 | ENTER imm16, 0 | A | Valid | Valid | Create a stack frame for a procedure. |
| c8 iw 01 | ENTER imm16,1 | A | Valid | Valid | Create a nested stack frame for a procedure. |
| c8 iw ib | ENTER imm16, imm8 | A | Valid | Valid | Create a nested stack frame for a procedure. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | iw | imm8 | NA | NA |

## Description

Creates a stack frame for a procedure. The first operand (size operand) specifies the size of the stack frame (that is, the number of bytes of dynamic storage allocated on the stack for the procedure). The second operand (nesting level operand) gives the lexical nesting level ( 0 to 31) of the procedure. The nesting level determines the number of stack frame pointers that are copied into the "display area" of the new stack frame from the preceding frame. Both of these operands are immediate values.

The stack-size attribute determines whether the BP (16 bits), EBP (32 bits), or RBP ( 64 bits) register specifies the current frame pointer and whether SP (16 bits), ESP ( 32 bits), or RSP ( 64 bits) specifies the stack pointer. In 64-bit mode, stack-size attribute is always 64-bits.

The ENTER and companion LEAVE instructions are provided to support block structured languages. The ENTER instruction (when used) is typically the first instruction in a procedure and is used to set up a new stack frame for a procedure. The LEAVE instruction is then used at the end of the procedure (just before the RET instruction) to release the stack frame.
If the nesting level is 0 , the processor pushes the frame pointer from the BP/EBP/RBP register onto the stack, copies the current stack pointer from the SP/ESP/RSP register into the $B P / E B P / R B P$ register, and loads the SP/ESP/RSP register with the current stack-pointer value minus the value in the size operand. For nesting levels of 1 or greater, the processor pushes additional frame pointers on the stack before adjusting the stack pointer. These additional frame pointers provide the called procedure with access points to other nested frames on the stack. See "Procedure Calls for Block-Structured Languages" in Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information about the actions of the ENTER instruction.

The ENTER instruction causes a page fault whenever a write using the final value of the stack pointer (within the current stack segment) would do so.
In 64-bit mode, default operation size is 64 bits; 32-bit operation size cannot be encoded.

## Operation

```
NestingLevel }\leftarrow\mathrm{ NestingLevel MOD 32
IF 64-Bit Mode (StackSize = 64)
    THEN
        Push(RBP);
        FrameTemp }\leftarrow\mathrm{ RSP;
    ELSE IF StackSize = 32
        THEN
        Push(EBP);
        FrameTemp \leftarrowESP; Fl;
    ELSE (* StackSize = 16 *)
        Push(BP);
        FrameTemp }\leftarrowSP
FI;
IF NestingLevel = 0
    THEN GOTO CONTINUE;
FI;
```

IF (NestingLevel > 1)
THEN FOR $\mathrm{i} \leftarrow 1$ to (NestingLevel - 1)
DO
IF 64-Bit Mode (StackSize = 64)
THEN
$\mathrm{RBP} \leftarrow \mathrm{RBP}-8 ;$
Push([RBP]); (* Quadword push *)
ELSE IF OperandSize = 32
THEN
IF StackSize = 32
EBP $\leftarrow$ EBP - 4;
Push([EBP]); (* Doubleword push *)
ELSE (* StackSize = 16 *)
$B P \leftarrow B P-4 ;$
Push([BP]); (* Doubleword push *)
Fl ;
FI;
ELSE (* OperandSize = 16 *)
IF StackSize = 32
THEN

```
                                    EBP \leftarrow EBP - 2;
                                    Push([EBP]); (* Word push *)
                ELSE (* StackSize = 16 *)
                    BP}\leftarrow\textrm{BP}-2
                    Push([BP]); (* Word push *)
                Fl;
FI;
```

    OD;
    FI;
IF 64-Bit Mode (StackSize = 64)
THEN
Push(FrameTemp); (* Quadword push *)
ELSE IF OperandSize = 32
THEN
Push(FrameTemp); Fl; (* Doubleword push *)
ELSE (* OperandSize = 16 *)
Push(FrameTemp); (* Word push *)
Fl ;
CONTINUE:
IF 64-Bit Mode (StackSize = 64)
THEN
RBP $\leftarrow$ FrameTemp;
RSP $\leftarrow$ RSP - Size;
ELSE IF StackSize = 32
THEN
EBP $\leftarrow$ FrameTemp;
ESP $\leftarrow$ ESP - Size; FI;
ELSE (* StackSize = 16 *)
$\mathrm{BP} \leftarrow$ FrameTemp;
$\mathrm{SP} \leftarrow \mathrm{SP}$ - Size;
Fl ;

END;

Flags Affected
None.

Protected Mode Exceptions
\#SS(0)
If the new value of the SP or ESP register is outside the stack segment limit.

\#PF(fault-code) | If a page fault occurs or if a write using the final value of the |
| :--- |
| stack pointer (within the current stack segment) would cause a |
| page fault. |

\#UD
If the LOCK prefix is used.

Real-Address Mode Exceptions
\#SS If the new value of the SP or ESP register is outside the stack segment limit.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#SS(0) If the new value of the SP or ESP register is outside the stack segment limit.
\#PF(fault-code) If a page fault occurs or if a write using the final value of the stack pointer (within the current stack segment) would cause a page fault.
\#UD If the LOCK prefix is used.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#SS(0) If the stack address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs or if a write using the final value of the stack pointer (within the current stack segment) would cause a page fault.
\#UD If the LOCK prefix is used.

## EXTRACTPS - Extract Packed Single Precision Floating-Point Value

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A 17 <br> /rib <br> EXTRACTPS reg/m32, xmm2, imm8 | A | V/V | SSE4_1 | Extract a single-precision floating-point value from xmm2 at the source offset specified by imm8 and store the result to reg or m32. The upper 32 bits of r64 is zeroed if reg is r64. |
| VEX.128.66.0F3A.WIG $17 / ヶ$ ib VEXTRACTPS r/m32, xmm1, imm8 | A | V/V | AVX | Extract one single-precision floating-point value from xmm1 at the offset specified by imm8 and store the result in reg or m32. Zero extend the results in 64-bit register if applicable. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (w) | ModRM:reg (r) | imm8 | NA |

## Description

Extracts a single-precision floating-point value from the source operand (second operand) at the 32 -bit offset specified from imm8. Immediate bits higher than the most significant offset for the vector length are ignored.
The extracted single-precision floating-point value is stored in the low 32-bits of the destination operand
In 64-bit mode, destination register operand has default operand size of 64 bits. The upper 32-bits of the register are filled with zero. REX.W is ignored.
128-bit Legacy SSE version: When a REX.W prefix is used in 64-bit mode with a general purpose register (GPR) as a destination operand, the packed single quantity is zero extended to 64 bits.
VEX. 128 encoded version: When VEX.128.66.0F3A.W1 17 form is used in 64-bit mode with a general purpose register (GPR) as a destination operand, the packed single quantity is zero extended to 64 bits. VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

The source register is an XMM register. Imm8[1:0] determine the starting DWORD offset from which to extract the 32-bit floating-point value.

If VEXTRACTPS is encoded with VEX.L= 1 , an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

```
EXTRACTPS (128-bit Legacy SSE version)
SRC_OFFSET < IMM8[1:0]
IF ( 64-Bit Mode and DEST is register)
    DEST[31:0] \leftarrow (SRC[127:0] » (SRC_OFFET*32)) AND OFFFFFFFFh
    DEST[63:32] <0
ELSE
    DEST[31:0] \leftarrow (SRC[127:0] » (SRC_OFFET*32)) AND OFFFFFFFFh
FI
```


## VEXTRACTPS (VEX. 128 encoded version)

SRC_OFFSET < IMM8[1:0]
IF ( 64-Bit Mode and DEST is register)
DEST[31:0] < (SRC[127:0] » (SRC_OFFET*32)) AND OFFFFFFFFh DEST[63:32] $\leftarrow 0$
ELSE
DEST[31:0] < (SRC[127:0] » (SRC_OFFET*32)) AND OFFFFFFFFh
Fl
Intel C/C++ Compiler Intrinsic Equivalent
EXTRACTPS _mm_extractmem_ps (float *dest, __m128 a, const int nidx);
EXTRACTPS __m128 _mm_extract_ps (_m128 a, const int nidx);
SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L= 1 .

## F2XM1-Compute $2^{\mathrm{X}}$ - 1

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> D9 F0 | F2XM1 |
| :--- | :--- | :--- | :--- | :--- |

## Description

Computes the exponential value of 2 to the power of the source operand minus 1. The source operand is located in register $\mathrm{ST}(0)$ and the result is also stored in $\mathrm{ST}(0)$. The value of the source operand must lie in the range -1.0 to +1.0 . If the source value is outside this range, the result is undefined.

The following table shows the results obtained when computing the exponential value of various classes of numbers, assuming that neither overflow nor underflow occurs.

Table 3-26. Results Obtained from F2XM1

| ST(0) SRC | ST(0) DEST |
| :---: | :---: |
| -1.0 to -0 | -0.5 to -0 |
| -0 | -0 |
| +0 | +0 |
| +0 to +1.0 | +0 to 1.0 |

Values other than 2 can be exponentiated using the following formula:

$$
x^{y} \leftarrow 2^{\left(y * \log _{2} x\right)}
$$

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

$S T(0) \leftarrow\left(2^{S T(0)}-1\right) ;$
FPU Flags Affected
C1 Set to 0 if stack underflow occurred.
Set if result was rounded up; cleared otherwise.
C0, C2, C3 Undefined.
Floating-Point Exceptions
\#IS Stack underflow occurred.
\#IA Source operand is an SNaN value or unsupported format.
\#D Source is a denormal value.
\#U Result is too small for destination format.
\#P Value cannot be represented exactly in destination format.
Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

## FABS—Absolute Value

| Opcode | Instruction | 64-Bit <br> Mode <br> Valid | Compat/ <br> Leg Mode <br> Valid | Description |
| :--- | :--- | :--- | :--- | :--- |
| D9 E1 | FABS | Replace ST with its absolute value. |  |  |

## Description

Clears the sign bit of $\mathrm{ST}(0)$ to create the absolute value of the operand. The following table shows the results obtained when creating the absolute value of various classes of numbers.

Table 3-27. Results Obtained from FABS

| ST(0) SRC | ST(0) DEST |
| :---: | :---: |
| $-\bullet$ | $+\bullet$ |
| -F | +F |
| -0 | +0 |
| +0 | +0 |
| +F | +F |
| $+\bullet$ | $+\bullet$ |
| NaN | NaN |

NOTES:
F Means finite floating-point value.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

$S T(0) \leftarrow|S T(0)| ;$
FPU Flags Affected
C1
Set to 0 if stack underflow occurred; otherwise, set to 0 .
C0, C2, C3
Undefined.

Floating-Point Exceptions
\#IS Stack underflow occurred.

## Protected Mode Exceptions

\#NM
CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#UD
If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

## FADD/FADDP/FIADD-Add

| Opcode | Instruction | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: |
| D8 /0 | FADD m32fp | Valid | Valid | Add m32fp to ST(0) and store result in ST(0). |
| DC /O | FADD m64fp | Valid | Valid | Add m64fp to ST(0) and store result in ST(0). |
| D8 C0+i | FADD ST(0), ST(i) | Valid | Valid | Add ST(0) to ST(i) and store result in ST(0). |
| DC CO+i | FADD ST(i), ST(0) | Valid | Valid | Add ST(i) to ST(0) and store result in ST(i). |
| DE CO+i | FADDP ST(i), ST(0) | Valid | Valid | Add $\operatorname{ST}(0)$ to $S T(i)$, store result in ST(i), and pop the register stack. |
| DE C1 | FADDP | Valid | Valid | Add $\mathrm{ST}(0)$ to $\mathrm{ST}(1)$, store result in ST(1), and pop the register stack. |
| DA /0 | FIADD m32int | Valid | Valid | Add m32int to ST(0) and store result in $\mathrm{ST}(0)$. |
| DE /O | FIADD m16int | Valid | Valid | Add m16int to $\mathrm{ST}(0)$ and store result in $\mathrm{ST}(0)$. |

## Description

Adds the destination and source operands and stores the sum in the destination location. The destination operand is always an FPU register; the source operand can be a register or a memory location. Source operands in memory can be in single-precision or double-precision floating-point format or in word or doubleword integer format.

The no-operand version of the instruction adds the contents of the ST(0) register to the $\mathrm{ST}(1)$ register. The one-operand version adds the contents of a memory location (either a floating-point or an integer value) to the contents of the ST(0) register. The two-operand version, adds the contents of the $\mathrm{ST}(0)$ register to the $\mathrm{ST}(\mathrm{i})$ register or vice versa. The value in ST(0) can be doubled by coding:

FADD ST(0), ST(0);
The FADDP instructions perform the additional operation of popping the FPU register stack after storing the result. To pop the register stack, the processor marks the $\mathrm{ST}(0)$ register as empty and increments the stack pointer (TOP) by 1. (The nooperand version of the floating-point add instructions always results in the register stack being popped. In some assemblers, the mnemonic for this instruction is FADD rather than FADDP.)

The FIADD instructions convert an integer source operand to double extended-precision floating-point format before performing the addition.

The table on the following page shows the results obtained when adding various classes of numbers, assuming that neither overflow nor underflow occurs.
When the sum of two operands with opposite signs is 0 , the result is +0 , except for the round toward $-\infty$ mode, in which case the result is -0 . When the source operand is an integer 0 , it is treated as a +0 .
When both operand are infinities of the same sign, the result is $\infty$ of the expected sign. If both operands are infinities of opposite signs, an invalid-operation exception is generated. See Table 3-28.

Table 3-28. FADD/FADDP/FIADD Results

| SRC | DEST |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - - | -F | -0 | + 0 | $+\mathrm{F}$ | $+\infty$ | NaN |
|  | - - | $-\infty$ | $-\infty$ | - - | - - | $-\infty$ | * | NaN |
|  | - For - I | $-\infty$ | - F | SRC | SRC | $\pm \mathrm{F}$ or $\pm 0$ | $+\infty$ | NaN |
|  | -0 | - $\infty$ | DEST | -0 | $\pm 0$ | DEST | $+\infty$ | NaN |
|  | + 0 | $-\infty$ | DEST | $\pm 0$ | + 0 | DEST | $+\infty$ | NaN |
|  | +F or +1 | - $\infty$ | $\pm \mathrm{F}$ or $\pm 0$ | SRC | SRC | $+\mathrm{F}$ | $+\infty$ | NaN |
|  | $+\infty$ | * | $+\infty$ | $+\infty$ | $+\infty$ | $+\infty$ | $+\infty$ | NaN |
|  | NaN | NaN | NaN | NaN | NaN | NaN | NaN | NaN |

## NOTES:

F Means finite floating-point value.
I Means integer.

* Indicates floating-point invalid-arithmetic-operand (\#IA) exception.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

IF Instruction = FIADD
THEN
DEST $\leftarrow$ DEST + ConvertToDoubleExtendedPrecisionFP(SRC);
ELSE (* Source operand is floating-point value *)
DEST $\leftarrow$ DEST + SRC;
FI;
IF Instruction = FADDP
THEN
PopRegisterStack;
Fl ;

| FPU Flags Affected |  |
| :---: | :---: |
| C1 | Set to 0 if stack underflow occurred. |
|  | Set if result was rounded up; cleared otherwise. |
| C0, C2, C3 | Undefined. |
| Floating-Point Exceptions |  |
| \#IS | Stack underflow occurred. |
| \#IA | Operand is an SNaN value or unsupported format. |
|  | Operands are infinities of unlike sign. |
| \#D | Source operand is a denormal value. |
| \#U | Result is too small for destination format. |
| \# 0 | Result is too large for destination format. |
| \#P | Value cannot be represented exactly in destination format. |
| Protected Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] = 1 . |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |

\#NM CRO.EM[bit 2] or CR0.TS[bit 3] $=1$.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## FBLD-Load Binary Coded Decimal

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| DF /4 | FBLD m80 dec | Valid | Valid | Convert BCD value to floating-point and <br> push onto the FPU stack. |

## Description

Converts the BCD source operand into double extended-precision floating-point format and pushes the value onto the FPU stack. The source operand is loaded without rounding errors. The sign of the source operand is preserved, including that of -0 .

The packed BCD digits are assumed to be in the range 0 through 9; the instruction does not check for invalid digits (AH through FH). Attempting to load an invalid encoding produces an undefined result.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

TOP $\leftarrow$ TOP - 1;
ST $(0) \leftarrow$ ConvertToDoubleExtendedPrecisionFP(SRC);

## FPU Flags Affected

Set to 1 if stack overflow occurred; otherwise, set to 0 .
C0, C2, C3 Undefined.

Floating-Point Exceptions
\#IS Stack overflow occurred.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |


| Real-Address Mode Exceptions |  |
| :---: | :---: |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] = 1 . |
| \#MF | If there is a pending x87 FPU exception. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |

## FBSTP-Store BCD Integer and Pop

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| DF /6 | FBSTP m80bcd | Valid | Valid | Store ST(0) in m80bcd and pop ST(0). |

## Description

Converts the value in the $\mathrm{ST}(0)$ register to an 18 -digit packed BCD integer, stores the result in the destination operand, and pops the register stack. If the source value is a non-integral value, it is rounded to an integer value, according to rounding mode specified by the RC field of the FPU control word. To pop the register stack, the processor marks the $\mathrm{ST}(0)$ register as empty and increments the stack pointer (TOP) by 1.

The destination operand specifies the address where the first byte destination value is to be stored. The BCD value (including its sign bit) requires 10 bytes of space in memory.

The following table shows the results obtained when storing various classes of numbers in packed BCD format.

Table 3-29. FBSTP Results

| ST(0) | DEST |
| :---: | :---: |
| $-\bullet$ or Value Too Large for DEST Format | ${ }^{*}$ |
| $\mathrm{~F} \leq-1$ | -D |
| $-1<\mathrm{F}<-0$ | ${ }^{* *}$ |
| -0 | -0 |
| +0 | +0 |
| $+0<\mathrm{F}<+1$ | ${ }^{* *}$ |
| $\mathrm{~F} \geq+1$ | +D |
| $+\bullet$ or Value Too Large for DEST Format | ${ }^{*}$ |
| NaN | ${ }^{*}$ |

NOTES:
F Means finite floating-point value.
D Means packed-BCD number.

* Indicates floating-point invalid-operation (\#IA) exception.
$* * \pm 0$ or $\pm 1$, depending on the rounding mode.

If the converted value is too large for the destination format, or if the source operand is an $\infty, \mathrm{SNaN}$, QNAN, or is in an unsupported format, an invalid-arithmetic-operand condition is signaled. If the invalid-operation exception is not masked, an invalid-arithmetic-operand exception (\#IA) is generated and no value is stored in the desti-
nation operand. If the invalid-operation exception is masked, the packed BCD indefinite value is stored in memory.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

DEST $\leftarrow \mathrm{BCD}(\mathrm{ST}(0))$;
PopRegisterStack;

## FPU Flags Affected

C1
Set to 0 if stack underflow occurred.
Set if result was rounded up; cleared otherwise.
C0, C2, C3 Undefined.
Floating-Point Exceptions
\#IS Stack underflow occurred.
\#IA Converted value that exceeds 18 BCD digits in length.
Source operand is an $\mathrm{SNaN}, \mathrm{QNaN}, \pm \infty$, or in an unsupported format.
\#P Value cannot be represented exactly in destination format.

Protected Mode Exceptions
\#GP(0) If a segment register is being loaded with a segment selector that points to a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] = 1. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.

| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] $=1$. |
| :---: | :---: |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the $\mathrm{CS}, \mathrm{DS}$, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] = 1 . |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] $=1$. |
| \#MF | If there is a pending x87 FPU exception. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |

## FCHS-Change Sign

| Opcode | Instruction | 64-Bit <br> Mode <br> Valid | Compat/ <br> Leg Mode <br> Valid | Description |
| :--- | :--- | :--- | :--- | :--- |
| D9 EO | FCHS | Complements sign of ST(0). |  |  |

## Description

Complements the sign bit of $\mathrm{ST}(0)$. This operation changes a positive value into a negative value of equal magnitude or vice versa. The following table shows the results obtained when changing the sign of various classes of numbers.

Table 3-30. FCHS Results

| ST(0) SRC | ST(0) DEST |
| :--- | :--- |
| $-\bullet$ | $+\bullet$ |
| -F | +F |
| -0 | +0 |
| +0 | -0 |
| +F | -F |
| $+\bullet$ | $-\bullet$ |
| NaN | NaN |

NOTES:

* F means finite floating-point value.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

SignBit(ST(0)) $\leftarrow$ NOT (SignBit(ST(0)));

## FPU Flags Affected

C1 Set to 0 if stack underflow occurred; otherwise, set to 0 .
C0, C2, C3
Undefined.

## Floating-Point Exceptions

\#IS Stack underflow occurred.

## Protected Mode Exceptions

\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## FCLEX/FNCLEX-Clear Exceptions

$\left.$| Opcode* | Instruction | 64-Bit <br> Mode <br> GB DB E2 | FCLEX | Compat/ <br> Leg Mode |
| :--- | :--- | :--- | :--- | :--- | | Description |
| :--- |
| Valid | | Clear floating-point exception flags after |
| :--- |
| checking for pending unmasked floating- | \right\rvert\, | point exceptions. |
| :--- |
| DB E2 | FNCLEX* | Clear floating-point exception flags |
| :--- | :--- | :--- | :--- |
| without checking for pending unmasked |
| floating-point exceptions. |

NOTES:

* See IA-32 Architecture Compatibility section below.


## Description

Clears the floating-point exception flags (PE, UE, OE, ZE, DE, and IE), the exception summary status flag (ES), the stack fault flag (SF), and the busy flag (B) in the FPU status word. The FCLEX instruction checks for and handles any pending unmasked floating-point exceptions before clearing the exception flags; the FNCLEX instruction does not.

The assembler issues two instructions for the FCLEX instruction (an FWAIT instruction followed by an FNCLEX instruction), and the processor executes each of these instructions separately. If an exception is generated for either of these instructions, the save EIP points to the instruction that caused the exception.

## IA-32 Architecture Compatibility

When operating a Pentium or Intel486 processor in MS-DOS* compatibility mode, it is possible (under unusual circumstances) for an FNCLEX instruction to be interrupted prior to being executed to handle a pending FPU exception. See the section titled "No-Wait FPU Instructions Can Get FPU Interrupt in Window" in Appendix D of the Intel $® 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for a description of these circumstances. An FNCLEX instruction cannot be interrupted in this way on a Pentium 4, Intel Xeon, or P6 family processor.

This instruction affects only the x87 FPU floating-point exception flags. It does not affect the SIMD floating-point exception flags in the MXCRS register.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

FPUStatusWord[0:7] $\leftarrow 0$;
FPUStatusWord[15] $\leftarrow 0$;

## FPU Flags Affected

The PE, UE, OE, ZE, DE, IE, ES, SF, and B flags in the FPU status word are cleared. The C0, C1, C2, and C3 flags are undefined.

Floating-Point Exceptions
None.

Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

FCMOVcc-Floating-Point Conditional Move

| Opcode* | Instruction | 64-Bit Mode | Compat/ Leg Mode* | Description |
| :---: | :---: | :---: | :---: | :---: |
| DA CO+i | FCMOVB ST(0), ST(i) | Valid | Valid | Move if below ( $C F=1$ ). |
| DA C8+i | FCMOVE ST(0), ST(i) | Valid | Valid | Move if equal ( $\mathrm{ZF}=1$ ). |
| DA D0+i | FCMOVBE ST(0), ST(i) | Valid | Valid | Move if below or equal (CF=1 or ZF=1). |
| DA D8+i | FCMOVU ST(0), ST(i) | Valid | Valid | Move if unordered ( $\mathrm{PF}=1$ ). |
| DB CO+i | FCMOVNB ST(0), ST(i) | Valid | Valid | Move if not below ( $\mathrm{CF}=0$ ). |
| DB C8+i | FCMOVNE ST(0), ST(i) | Valid | Valid | Move if not equal ( $\mathrm{ZF}=0$ ). |
| DB DO+i | FCMOVNBE ST(0), ST(i) | Valid | Valid | Move if not below or equal ( $C F=0$ and $\mathrm{ZF}=0$ ). |
| DB D8+i | FCMOVNU ST(0), ST(i) | Valid | Valid | Move if not unordered ( $\mathrm{PF}=0$ ). |

NOTES:

* See IA-32 Architecture Compatibility section below.


## Description

Tests the status flags in the EFLAGS register and moves the source operand (second operand) to the destination operand (first operand) if the given test condition is true. The condition for each mnemonic os given in the Description column above and in Chapter 8 in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1. The source operand is always in the $\mathrm{ST}(\mathrm{i})$ register and the destination operand is always $\mathrm{ST}(0)$.

The FCMOVcc instructions are useful for optimizing small IF constructions. They also help eliminate branching overhead for IF operations and the possibility of branch mispredictions by the processor.

A processor may not support the FCMOVcc instructions. Software can check if the FCMOVcc instructions are supported by checking the processor's feature information with the CPUID instruction (see "COMISS—Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS" in this chapter). If both the CMOV and FPU feature bits are set, the FCMOVcc instructions are supported.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

The FCMOVcc instructions were introduced to the IA-32 Architecture in the P6 family processors and are not available in earlier IA-32 processors.

## Operation

## If condition TRUE

 THEN ST(0) $\leftarrow$ ST(i);Fl ;
FPU Flags Affected
C1 Set to 0 if stack underflow occurred.
C0, C2, C3 Undefined.

Floating-Point Exceptions
\#IS Stack underflow occurred.

Integer Flags Affected
None.

Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CR0.TS[bit 3] $=1$.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

## FCOM/FCOMP/FCOMPP—Compare Floating Point Values

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> D8 /2 | FCOM m32fp |
| :--- | :--- | :--- | :--- | :--- | Valid | Valid | Compare ST(0) with m32fp. |  |
| :--- | :--- | :--- |
| DC /2 | FCOM m64fp | Valid | | Valid |
| :--- |
| D8 D0+i |
| F8 D1 |

## Description

Compares the contents of register $\mathrm{ST}(0)$ and source value and sets condition code flags C0, C2, and C3 in the FPU status word according to the results (see the table below). The source operand can be a data register or a memory location. If no source operand is given, the value in $\mathrm{ST}(0)$ is compared with the value in $\mathrm{ST}(1)$. The sign of zero is ignored, so that -0.0 is equal to +0.0 .

Table 3-31. FCOM/FCOMP/FCOMPP Results

| Condition | C3 | C2 | C0 |
| :---: | :---: | :---: | :---: |
| ST(0) $>$ SRC | 0 | 0 | 0 |
| ST(0) $<$ SRC | 0 | 0 | 1 |
| ST(0) $=$ SRC | 1 | 0 | 0 |
| Unordered $^{\star}$ | 1 | 1 | 1 |

## NOTES:

* Flags not set if unmasked invalid-arithmetic-operand (\#IA) exception is generated.

This instruction checks the class of the numbers being compared (see "FXAM-Examine ModR/M" in this chapter). If either operand is a NaN or is in an unsupported format, an invalid-arithmetic-operand exception (\#IA) is raised and, if the exception is masked, the condition flags are set to "unordered." If the invalid-arithmetic-operand exception is unmasked, the condition code flags are not set.

The FCOMP instruction pops the register stack following the comparison operation and the FCOMPP instruction pops the register stack twice following the comparison operation. To pop the register stack, the processor marks the ST(0) register as empty and increments the stack pointer (TOP) by 1.

The FCOM instructions perform the same operation as the FUCOM instructions. The only difference is how they handle QNaN operands. The FCOM instructions raise an invalid-arithmetic-operand exception (\#IA) when either or both of the operands is a NaN value or is in an unsupported format. The FUCOM instructions perform the same operation as the FCOM instructions, except that they do not generate an invalid-arithmetic-operand exception for QNaNs.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

```
CASE (relation of operands) OF
    ST > SRC: C3, C2,CO \leftarrow000;
    ST < SRC: C3, C2, CO \leftarrow001;
    ST = SRC: }\quad\mathrm{ C3, C2,CO }\leftarrow100
ESAC;
```

IF ST(0) or SRC = NaN or unsupported format
THEN
\#IA
IF FPUControlWord.IM = 1
THEN
C3, C2, CO $\leftarrow 111$;
FI ;
FI;
IF Instruction = FCOMP
THEN
PopRegisterStack;
Fl ;
IF Instruction = FCOMPP
THEN
PopRegisterStack;
PopRegisterStack;
Fl ;

FPU Flags Affected
C1
Set to 0 if stack underflow occurred; otherwise, set to 0 .
C0, C2, C3 See table on previous page.

| Floating-Point Exceptions  <br> \#IS Stack underflow occurred. <br> \#IA One or both operands are NaN values or have unsupported <br> formats.  |  |
| :--- | :--- |
|  | Register is marked empty. |
|  | One or both operands are denormal values. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#NM
CRO.EM[bit 2] or CRO.TS[bit 3] = 1 .
\#MF If there is a pending x87 FPU exception.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used.

## FCOMI/FCOMIP/FUCOMI/FUCOMIP-Compare Floating Point Values and Set EFLAGS

| Opcode | Instruction | 64-Bit <br> Mode | Compat// <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| DB FO+i | FCOMI ST, ST(i) | Valid | Valid | Compare ST(O) with ST(i) and set status <br> flags accordingly. |
| DF FO+i | FCOMIP ST, ST(i) | Valid | Valid | Compare ST(O) with ST(i), set status flags <br> accordingly, and pop register stack. |
| DB E8+i | FUCOMI ST, ST(i) | Valid | Valid | Compare ST(0) with ST(i), check for <br> ordered values, and set status flags <br> accordingly. |
| DF E8+i | FUCOMIP ST, ST(i) Valid | Valid | Compare ST(0) with ST(i), check for <br> ordered values, set status flags <br> accordingly, and pop register stack. |  |

## Description

Performs an unordered comparison of the contents of registers $\mathrm{ST}(0)$ and $\mathrm{ST}(\mathrm{i})$ and sets the status flags ZF, PF, and CF in the EFLAGS register according to the results (see the table below). The sign of zero is ignored for comparisons, so that -0.0 is equal to +0.0 .

Table 3-32. FCOMI/FCOMIP/ FUCOMI/FUCOMIP Results

| Comparison Results* | ZF | PF | CF |
| :---: | :---: | :---: | :---: |
| STO $>$ ST(i) | 0 | 0 | 0 |
| STO $<$ ST(i) | 0 | 0 | 1 |
| STO $=$ ST(i) | 1 | 0 | 0 |
| Unordered ${ }^{\star \star}$ | 1 | 1 | 1 |

## NOTES:

* See the IA-32 Architecture Compatibility section below.
** Flags not set if unmasked invalid-arithmetic-operand (\#IA) exception is generated.
An unordered comparison checks the class of the numbers being compared (see "FXAM—Examine ModR/M" in this chapter). The FUCOMI/FUCOMIP instructions perform the same operations as the FCOMI/FCOMIP instructions. The only difference is that the FUCOMI/FUCOMIP instructions raise the invalid-arithmetic-operand exception (\#IA) only when either or both operands are an SNaN or are in an unsupported format; QNaNs cause the condition code flags to be set to unordered, but do not cause an exception to be generated. The FCOMI/FCOMIP instructions raise an invalid-operation exception when either or both of the operands are a NaN value of any kind or are in an unsupported format.

If the operation results in an invalid-arithmetic-operand exception being raised, the status flags in the EFLAGS register are set only if the exception is masked.
The FCOMI/FCOMIP and FUCOMI/FUCOMIP instructions clear the OF flag in the EFLAGS register (regardless of whether an invalid-operation exception is detected).

The FCOMIP and FUCOMIP instructions also pop the register stack following the comparison operation. To pop the register stack, the processor marks the ST(0) register as empty and increments the stack pointer (TOP) by 1.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

The FCOMI/FCOMIP/FUCOMI/FUCOMIP instructions were introduced to the IA-32 Architecture in the P6 family processors and are not available in earlier IA-32 processors.

## Operation

CASE (relation of operands) OF
$\mathrm{ST}(0)>\mathrm{ST}(\mathrm{i}): \quad \mathrm{ZF}, \mathrm{PF}, \mathrm{CF} \leftarrow 000 ;$
$\mathrm{ST}(0)<\mathrm{ST}(\mathrm{i}): \quad \mathrm{ZF}, \mathrm{PF}, \mathrm{CF} \leftarrow 001$;
$S T(0)=S T(i): \quad Z F, P F, C F \leftarrow 100 ;$
ESAC;
IF Instruction is FCOMI or FCOMIP
THEN
IF ST(0) or $\mathrm{ST}(\mathrm{i})=$ NaN or unsupported format
THEN
\#IA
IF FPUControlWord.IM = 1
THEN
$Z F, P F, C F \leftarrow 111 ;$
FI;
FI;
FI;

IF Instruction is FUCOMI or FUCOMIP
THEN
IF ST(0) or $\mathrm{ST}(\mathrm{i})=\mathrm{QNaN}$, but not SNaN or unsupported format THEN
$Z F, P F, C F \leftarrow 111$;
ELSE (* ST(0) or ST(i) is SNaN or unsupported format *)
\#IA;
IF FPUControlWord.IM = 1
THEN
ZF, PF, CF $\leftarrow 111$;
FI;
FI;
FI;
IF Instruction is FCOMIP or FUCOMIP
THEN
PopRegisterStack;
Fl ;
FPU Flags Affected
C1 Set to 0 if stack underflow occurred; otherwise, set to 0 .
C0, C2, C3 Not affected.

## Floating-Point Exceptions

\#IS Stack underflow occurred.
\#IA (FCOMI or FCOMIP instruction) One or both operands are NaN
values or have unsupported formats.
(FUCOMI or FUCOMIP instruction) One or both operands are
SNaN values (but not QNaNs) or have undefined formats.
Detection of a QNaN value does not raise an invalid-operand
exception.
Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CR0.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## FCOS-Cosine

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> Valid | Valid |
| :--- | :--- | :--- | :--- | :--- |

## Description

Computes the cosine of the source operand in register $\mathrm{ST}(0)$ and stores the result in $\mathrm{ST}(0)$. The source operand must be given in radians and must be within the range $2^{63}$ to $+2^{63}$. The following table shows the results obtained when taking the cosine of various classes of numbers.

Table 3-33. FCOS Results

| ST(0) SRC | ST(0) DEST |
| :---: | :---: |
| $-\bullet$ | ${ }^{*}$ |
| -F | -1 to +1 |
| -0 | +1 |
| +0 | +1 |
| +F | -1 to +1 |
| $+\bullet$ | ${ }^{*}$ |
| NaN | NaN |

NOTES:
F Means finite floating-point value.

* Indicates floating-point invalid-arithmetic-operand (\#IA) exception.

If the source operand is outside the acceptable range, the C2 flag in the FPU status word is set, and the value in register ST(0) remains unchanged. The instruction does not raise an exception when the source operand is out of range. It is up to the program to check the C2 flag for out-of-range conditions. Source values outside the range $-2^{63}$ to $+2^{63}$ can be reduced to the range of the instruction by subtracting an appropriate integer multiple of $2 \pi$ or by using the FPREM instruction with a divisor of $2 \pi$. See the section titled "Pi" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a discussion of the proper value to use for $\pi$ in performing such reductions.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

IF $|S T(0)|<2^{63}$
THEN

$$
C 2 \leftarrow 0 ;
$$

```
    ST(0)}\leftarrow\operatorname{cosine(ST(0));
ELSE (* Source operand is out-of-range *)
    C2\leftarrow1;
FI;
FPU Flags Affected
C1 Set to 0 if stack underflow occurred.
    Set if result was rounded up; cleared otherwise.
    Undefined if C2 is 1.
C2 Set to 1 if outside range ( }-\mp@subsup{2}{}{63}<\mathrm{ source operand < +2 +23); other- wise, set to 0 .
C0, C3 Undefined.
Floating-Point Exceptions
\#IS Stack underflow occurred.
#IA Source operand is an SNaN value, }\infty\mathrm{ , or unsupported format.
#D Source is a denormal value.
#P Value cannot be represented exactly in destination format.
Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CR0.TS[bit 3] = 1.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.
```


## Real-Address Mode Exceptions

```
Same exceptions as in protected mode.
```


## Virtual-8086 Mode Exceptions

```
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
```


## 64-Bit Mode Exceptions

```
Same exceptions as in protected mode.
```


## FDECSTP-Decrement Stack-Top Pointer

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| D9 F6 | FDECSTP | Valid | Valid | Decrement TOP field in FPU status <br> word. |

## Description

Subtracts one from the TOP field of the FPU status word (decrements the top-ofstack pointer). If the TOP field contains a 0 , it is set to 7 . The effect of this instruction is to rotate the stack by one position. The contents of the FPU data registers and tag register are not affected.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

If TOP $=0$
THEN TOP $\leftarrow 7$;
ELSE TOP $\leftarrow$ TOP - 1;
FI;

## FPU Flags Affected

The C1 flag is set to 0 . The C0, C2, and C3 flags are undefined.

Floating-Point Exceptions
None.

## Protected Mode Exceptions

\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

FDIV/FDIVP/FIDIV-Divide
\(\left.\left.$$
\begin{array}{|lllll|}\hline \text { Opcode } & \text { Instruction } & \begin{array}{l}\text { 64-Bit } \\
\text { Mode } \\
\text { Valid }\end{array} & \begin{array}{l}\text { Compat/ } \\
\text { Leg Mode } \\
\text { Valid }\end{array} & \begin{array}{l}\text { Description } \\
\text { Divide ST(0) by m32fp and store } \\
\text { result in ST(0). }\end{array} \\
\text { DC /6 } & \text { FDIV m32fp } & \text { FDIV m64fp } & \text { Valid } & \text { Valid }\end{array}
$$ $$
\begin{array}{l}\text { Divide ST(0) by m64fp and store } \\
\text { result in ST(0). }\end{array}
$$\right] \begin{array}{l}Divide ST(0) by ST(i) and store result <br>

in ST(0).\end{array}\right]\)| Divide ST(i) by ST(0) and store result |
| :--- |
| in ST(i). |

## Description

Divides the destination operand by the source operand and stores the result in the destination location. The destination operand (dividend) is always in an FPU register; the source operand (divisor) can be a register or a memory location. Source operands in memory can be in single-precision or double-precision floating-point format, word or doubleword integer format.

The no-operand version of the instruction divides the contents of the ST(1) register by the contents of the $\mathrm{ST}(0)$ register. The one-operand version divides the contents of the $\mathrm{ST}(0)$ register by the contents of a memory location (either a floating-point or an integer value). The two-operand version, divides the contents of the ST(0) register by the contents of the $\mathrm{ST}(\mathrm{i})$ register or vice versa.
The FDIVP instructions perform the additional operation of popping the FPU register stack after storing the result. To pop the register stack, the processor marks the $\mathrm{ST}(0)$ register as empty and increments the stack pointer (TOP) by 1. The nooperand version of the floating-point divide instructions always results in the register stack being popped. In some assemblers, the mnemonic for this instruction is FDIV rather than FDIVP.

The FIDIV instructions convert an integer source operand to double extended-precision floating-point format before performing the division. When the source operand is an integer 0 , it is treated as a +0 .

If an unmasked divide-by-zero exception (\#Z) is generated, no result is stored; if the exception is masked, an $\infty$ of the appropriate sign is stored in the destination operand.

The following table shows the results obtained when dividing various classes of numbers, assuming that neither overflow nor underflow occurs.

Table 3-34. FDIV/FDIVP/FIDIV Results

| SRC | DEST |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - • | $-\mathrm{F}$ | -0 | + 0 | +F | +• | NaN |
|  | - | * | + 0 | + 0 | -0 | -0 | * | NaN |
|  | -F | +• | +F | + 0 | - 0 | -F | - | NaN |
|  | -I | +• | $+\mathrm{F}$ | + 0 | -0 | -F | - | NaN |
|  | -0 | + ${ }^{\text {- }}$ | ** | * | * | ** | - | NaN |
|  | +0 | - | ** | * | * | ** | +• | NaN |
|  | +1 | - | -F | -0 | +0 | +F | + | NaN |
|  | +F | - | -F | -0 | +0 | +F | +• | NaN |
|  | +• | * | -0 | -0 | +0 | + 0 | * | NaN |
|  | NaN | NaN | NaN | NaN | NaN | NaN | NaN | NaN |

NOTES:
F Means finite floating-point value.
I Means integer.

* Indicates floating-point invalid-arithmetic-operand (\#IA) exception.
** Indicates floating-point zero-divide (\#Z) exception.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

IF $\mathrm{SRC}=0$

ELSE
IF Instruction is FIDIV
THEN
DEST $\leftarrow$ DEST / ConvertToDoubleExtendedPrecisionFP(SRC);
ELSE (* Source operand is floating-point value *)
DEST $\leftarrow$ DEST / SRC;
FI;
FI ;

```
IF Instruction = FDIVP
    THEN
        PopRegisterStack;
FI;
FPU Flags Affected
C1 Set to 0 if stack underflow occurred.
    Set if result was rounded up; cleared otherwise.
C0, C2, C3 Undefined.
Floating-Point Exceptions
#IS Stack underflow occurred.
#IA Operand is an SNaN value or unsupported format.
\pm\infty/\pm\infty; \pm0 / \pm0
#D Source is a denormal value.
#Z DEST / \pm0, where DEST is not equal to }\pm0\mathrm{ .
#U Result is too small for destination format.
#O Result is too large for destination format.
#P Value cannot be represented exactly in destination format.
Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment
selector.
#SS(0) If a memory operand effective address is outside the SS
segment limit.
#NM CRO.EM[bit 2] or CRO.TS[bit 3] = 1.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory
    reference is made while the current privilege level is 3.
#UD If the LOCK prefix is used.
```


## Real-Address Mode Exceptions

```
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] \(=1\).
\#UD If the LOCK prefix is used.
```

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#NM | CR0.EM[bit 2] or CRO.TS[bit 3] =1. |
| \#MF | If there is a pending x87 FPU exception. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |

## FDIVR/FDIVRP/FIDIVR-Reverse Divide

| Opcode | Instruction | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: |
| D8 /7 | FDIVR m32fp | Valid | Valid | Divide m32fp by ST(0) and store result in ST(0). |
| DC /7 | FDIVR m64fp | Valid | Valid | Divide m64fp by ST(0) and store result in ST(0). |
| D8 F8+i | FDIVR ST(0), ST(i) | Valid | Valid | Divide ST(i) by ST(0) and store result in ST(0). |
| DC FO+i | FDIVR ST(i), ST(0) | Valid | Valid | Divide $\operatorname{ST}(0)$ by $\mathrm{ST}(\mathrm{i})$ and store result in ST(i). |
| DE FO+i | FDIVRP ST(i), ST(0) | Valid | Valid | Divide ST(0) by ST(i), store result in ST(i), and pop the register stack. |
| DE F1 | FDIVRP | Valid | Valid | Divide ST(0) by ST(1), store result in ST(1), and pop the register stack. |
| DA /7 | FIDIVR m32int | Valid | Valid | Divide m32int by ST(0) and store result in $\mathrm{ST}(0)$. |
| DE $/ 7$ | FIDIVR m16int | Valid | Valid | Divide m16int by ST(0) and store result in ST(0). |

## Description

Divides the source operand by the destination operand and stores the result in the destination location. The destination operand (divisor) is always in an FPU register; the source operand (dividend) can be a register or a memory location. Source operands in memory can be in single-precision or double-precision floating-point format, word or doubleword integer format.

These instructions perform the reverse operations of the FDIV, FDIVP, and FIDIV instructions. They are provided to support more efficient coding.

The no-operand version of the instruction divides the contents of the ST(0) register by the contents of the $\mathrm{ST}(1)$ register. The one-operand version divides the contents of a memory location (either a floating-point or an integer value) by the contents of the $\mathrm{ST}(0)$ register. The two-operand version, divides the contents of the $\mathrm{ST}(\mathrm{i})$ register by the contents of the $\mathrm{ST}(0)$ register or vice versa.
The FDIVRP instructions perform the additional operation of popping the FPU register stack after storing the result. To pop the register stack, the processor marks the $\mathrm{ST}(0)$ register as empty and increments the stack pointer (TOP) by 1. The nooperand version of the floating-point divide instructions always results in the register stack being popped. In some assemblers, the mnemonic for this instruction is FDIVR rather than FDIVRP.

The FIDIVR instructions convert an integer source operand to double extended-precision floating-point format before performing the division.
If an unmasked divide-by-zero exception (\#Z) is generated, no result is stored; if the exception is masked, an $\infty$ of the appropriate sign is stored in the destination operand.

The following table shows the results obtained when dividing various classes of numbers, assuming that neither overflow nor underflow occurs.

Table 3-35. FDIVR/FDIVRP/FIDIVR Results

| SRC | DEST |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - • | -F | -0 | + 0 | + F | +• | NaN |
|  | -• | * | +• | +• | -• | - - | * | NaN |
|  | -F | +0 | +F | ** | ** | -F | -0 | NaN |
|  | - I | +0 | +F | ** | ** | -F | -0 | NaN |
|  | -0 | +0 | + 0 | * | * | -0 | -0 | NaN |
|  | + 0 | -0 | -0 | * | * | + 0 | + 0 | NaN |
|  | + I | -0 | -F | ** | ** | + F | +0 | NaN |
|  | +F | -0 | -F | ** | ** | +F | +0 | NaN |
|  | +• | * | -• | -• | +• | +• | * | NaN |
|  | NaN | NaN | NaN | NaN | NaN | NaN | NaN | NaN |

## NOTES:

F Means finite floating-point value.
I Means integer.

* Indicates floating-point invalid-arithmetic-operand (\#IA) exception.
** Indicates floating-point zero-divide (\#Z) exception.
When the source operand is an integer 0 , it is treated as a +0 . This instruction's operation is the same in non-64-bit modes and 64-bit mode.


## Operation

```
IF \(\operatorname{DEST}=0\)
    THEN
        \#Z;
    ELSE
        IF Instruction = FIDIVR
        THEN
            DEST \(\leftarrow\) ConvertToDoubleExtendedPrecisionFP(SRC) / DEST;
                ELSE (* Source operand is floating-point value *)
```

Fl ;
FI;

```
IF Instruction = FDIVRP
    THEN
        PopRegisterStack;
FI;
```

FPU Flags Affected
C1 Set to 0 if stack underflow occurred.
Set if result was rounded up; cleared otherwise.
C0, C2, C3 Undefined.

| Floating-Point Exceptions |  |
| :--- | :--- |
| \#IS | Stack underflow occurred. |
| \#IA | Operand is an SNaN value or unsupported format. <br>  <br> $\pm \infty / \pm \infty ; \pm 0 / \pm 0$ |
| \#D | Source is a denormal value. |
| \#Z | SRC $/ \pm 0$, where SRC is not equal to $\pm 0$. |
| \#U | Result is too small for destination format. |
| \#O | Result is too large for destination format. |
| \#P | Value cannot be represented exactly in destination format. |

Protected Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] = 1 .
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

| \#SS | If a memory operand effective address is outside the SS segment limit. |
| :---: | :---: |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#NM | CR0.EM[bit 2] or CR0.TS[bit 3] =1. |
| \#MF | If there is a pending x87 FPU exception. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |

## FFREE-Free Floating-Point Register

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| DD CO+i | FFREE ST(i) | Valid | Valid | Sets tag for ST(i) to empty. |

## Description

Sets the tag in the FPU tag register associated with register ST(i) to empty (11B). The contents of ST(i) and the FPU stack-top pointer (TOP) are not affected.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

$\mathrm{TAG}(\mathrm{i}) \leftarrow 11 \mathrm{~B}$;

## FPU Flags Affected

$C 0, C 1, C 2, C 3$ undefined.

## Floating-Point Exceptions

None.

## Protected Mode Exceptions

\#NM
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## FICOM/FICOMP-Compare Integer

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| DE /2 | FICOM m16int | Valid | Valid | Compare ST(0) with m16int. |
| DA /2 | FICOM m32int | Valid | Valid | Compare ST(0) with m32int. |
| DE /3 | FICOMP m16int | Valid | Valid | Compare ST(0) with m16int and pop <br> stack register. <br> DA /3 |
| FICOMP m32int | Valid | Valid | Compare ST(0) with m32int and pop <br> stack register. |  |

## Description

Compares the value in $\mathrm{ST}(0)$ with an integer source operand and sets the condition code flags C0, C2, and C3 in the FPU status word according to the results (see table below). The integer value is converted to double extended-precision floating-point format before the comparison is made.

Table 3-36. FICOM/FICOMP Results

| Condition | C3 | C2 | C0 |
| :---: | :---: | :---: | :---: |
| ST(0) $>$ SRC | 0 | 0 | 0 |
| ST(0) $<$ SRC | 0 | 0 | 1 |
| ST(0) $=$ SRC | 1 | 0 | 0 |
| Unordered | 1 | 1 | 1 |

These instructions perform an "unordered comparison." An unordered comparison also checks the class of the numbers being compared (see "FXAM-Examine ModR/M" in this chapter). If either operand is a NaN or is in an undefined format, the condition flags are set to "unordered."
The sign of zero is ignored, so that $-0.0 \leftarrow+0.0$.
The FICOMP instructions pop the register stack following the comparison. To pop the register stack, the processor marks the $\mathrm{ST}(0)$ register empty and increments the stack pointer (TOP) by 1.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

CASE (relation of operands) OF
ST $(0)>$ SRC: $\quad \mathrm{C3}, \mathrm{C} 2, \mathrm{CO} \leftarrow 000$;
ST $(0)<$ SRC: $\quad C 3, C 2, C O \leftarrow 001 ;$
ST $(0)=$ SRC: $\quad C 3, C 2, C O \leftarrow 100$;
Unordered: $\quad$ C3, C2, CO $\leftarrow 111$;

ESAC;

```
IF Instruction = FICOMP
    THEN
        PopRegisterStack;
```

Fl ;
FPU Flags Affected
C1 Set to 0 if stack underflow occurred; otherwise, set to 0 .
C0, C2, C3 See table on previous page.

Floating-Point Exceptions
\#IS Stack underflow occurred.
\#IA One or both operands are NaN values or have unsupported formats.
\#D One or both operands are denormal values.

## Protected Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

| \#GP | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS | If a memory operand effective address is outside the SS <br> segment limit. |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] = 1. |
| \#UD | If the LOCK prefix is used. |

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] = 1. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made. |  |
| \#UD | If the LOCK prefix is used. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. <br> \#NM |
| CRO.EM[bit 2] or CR0.TS[bit 3] = 1. |  |
| \#MF | If there is a pending x87 FPU exception. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |

## FILD-Load Integer

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> Valid | Description |
| :--- | :--- | :--- | :--- | :--- |
| DB /0 | FILD m16int | Valid | FILD m32int | Valid | Valid | Push m16int onto the FPU register |
| :--- |
| stack. |

## Description

Converts the signed-integer source operand into double extended-precision floatingpoint format and pushes the value onto the FPU register stack. The source operand can be a word, doubleword, or quadword integer. It is loaded without rounding errors. The sign of the source operand is preserved.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

TOP $\leftarrow$ TOP -1 ;
ST $(0) \leftarrow$ ConvertToDoubleExtendedPrecisionFP(SRC);

## FPU Flags Affected

C1 Set to 1 if stack overflow occurred; set to 0 otherwise.
C0, C2, C3 Undefined.

Floating-Point Exceptions
\#IS Stack overflow occurred.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] = 1 . |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |

\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CR0.TS[bit 3] = 1 .
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#NM | CR0.EM[bit 2] or CR0.TS[bit 3] =1. |
| \#MF | If there is a pending x87 FPU exception. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |

## FINCSTP-Increment Stack-Top Pointer

| Opcode | Instruction | 64-Bit <br> Mode <br> V9 F7 | Compat/ <br> Leg Mode <br> Valid | Description |
| :--- | :--- | :--- | :--- | :--- |
| FINCSTP | Increment the TOP field in the FPU |  |  |  |
| status register. |  |  |  |  |

## Description

Adds one to the TOP field of the FPU status word (increments the top-of-stack pointer). If the TOP field contains a 7 , it is set to 0 . The effect of this instruction is to rotate the stack by one position. The contents of the FPU data registers and tag register are not affected. This operation is not equivalent to popping the stack, because the tag for the previous top-of-stack register is not marked empty.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

If TOP = 7
THEN TOP $\leftarrow 0$;
ELSE TOP $\leftarrow T O P+1 ;$
Fl ;

## FPU Flags Affected

The C1 flag is set to 0 . The C0, C2, and C3 flags are undefined.

Floating-Point Exceptions
None.

Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## FINIT/FNINIT-Initialize Floating-Point Unit

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| 9B DB E3 | FINIT | Valid | Valid | Initialize FPU after checking for pending <br> unmasked floating-point exceptions. |
| DB E3 | FNINIT* | Valid | Valid | Initialize FPU without checking for <br> pending unmasked floating-point <br> exceptions. |

NOTES:

* See IA-32 Architecture Compatibility section below.


## Description

Sets the FPU control, status, tag, instruction pointer, and data pointer registers to their default states. The FPU control word is set to 037FH (round to nearest, all exceptions masked, 64-bit precision). The status word is cleared (no exception flags set, TOP is set to 0 ). The data registers in the register stack are left unchanged, but they are all tagged as empty (11B). Both the instruction and data pointers are cleared.

The FINIT instruction checks for and handles any pending unmasked floating-point exceptions before performing the initialization; the FNINIT instruction does not.

The assembler issues two instructions for the FINIT instruction (an FWAIT instruction followed by an FNINIT instruction), and the processor executes each of these instructions in separately. If an exception is generated for either of these instructions, the save EIP points to the instruction that caused the exception.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

When operating a Pentium or Intel486 processor in MS-DOS compatibility mode, it is possible (under unusual circumstances) for an FNINIT instruction to be interrupted prior to being executed to handle a pending FPU exception. See the section titled "No-Wait FPU Instructions Can Get FPU Interrupt in Window" in Appendix D of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a description of these circumstances. An FNINIT instruction cannot be interrupted in this way on a Pentium 4, Intel Xeon, or P6 family processor.
In the Intel387 math coprocessor, the FINIT/FNINIT instruction does not clear the instruction and data pointers.
This instruction affects only the x87 FPU. It does not affect the XMM and MXCSR registers.

## Operation

FPUControlWord $\leftarrow 037$ FH;
FPUStatusWord $\leftarrow 0$;
FPUTagWord $\leftarrow$ FFFFH;
FPUDataPointer $\leftarrow 0$;
FPUInstructionPointer $\leftarrow 0$;
FPULastInstructionOpcode $\leftarrow 0$;
FPU Flags Affected
C0, C1, C2, C3 set to 0 .
Floating-Point Exceptions
None.

Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] = 1.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## FIST/FISTP-Store Integer

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| DF /2 | FIST m16int | Valid | Valid | Store ST(0) in m16int. |
| DB /2 | FIST m32int | Valid | Valid | Store ST(0) in m32int. |
| DF /3 | FISTP m16int | Valid | Valid | Store ST(0) in m16int and pop <br> register stack. |
| DB /3 | FISTP m32int | Valid | Valid | Store ST(0) in m32int and pop <br> register stack. <br> DF /7 |
|  | FISTP m64int | Valid | Valid | Store ST(0) in m64int and pop <br> register stack. |

## Description

The FIST instruction converts the value in the ST(0) register to a signed integer and stores the result in the destination operand. Values can be stored in word or doubleword integer format. The destination operand specifies the address where the first byte of the destination value is to be stored.
The FISTP instruction performs the same operation as the FIST instruction and then pops the register stack. To pop the register stack, the processor marks the ST(0) register as empty and increments the stack pointer (TOP) by 1. The FISTP instruction also stores values in quadword integer format.

The following table shows the results obtained when storing various classes of numbers in integer format.

Table 3-37. FIST/FISTP Results

| ST(0) | DEST |
| :---: | :---: |
| $-\bullet$ or Value Too Large for DEST Format | ${ }^{*}$ |
| $\mathrm{~F} \leq-1$ | -I |
| $-1<\mathrm{F}<-0$ | ${ }^{* *}$ |
| -0 | 0 |
| +0 | 0 |
| $+0<\mathrm{F}<+1$ | ${ }^{* *}$ |
| $\mathrm{~F} \geq+1$ | +I |
| $+\bullet$ or Value Too Large for DEST Format | ${ }^{*}$ |

Table 3-37. FIST/FISTP Results (Contd.)

| ST(0) | DEST |
| :--- | :---: |
| NaN | $*$ |
| NOTES: |  |
| F Means finite floating-point value. |  |
| I Means integer. |  |
| * Indicates floating-point invalid-operation (\#IA) exception. |  |
| ** 0 or $\pm 1$ 1, depending on the rounding mode. |  |

If the source value is a non-integral value, it is rounded to an integer value, according to the rounding mode specified by the RC field of the FPU control word.

If the converted value is too large for the destination format, or if the source operand is an $\infty, \mathrm{SNaN}$, QNAN, or is in an unsupported format, an invalid-arithmetic-operand condition is signaled. If the invalid-operation exception is not masked, an invalid-arithmetic-operand exception (\#IA) is generated and no value is stored in the destination operand. If the invalid-operation exception is masked, the integer indefinite value is stored in memory.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

DEST $\leftarrow$ Integer(ST(0));
IF Instruction = FISTP
THEN
PopRegisterStack;
Fl ;

## FPU Flags Affected

C1
Set to 0 if stack underflow occurred.
Indicates rounding direction of if the inexact exception (\#P) is generated: $0 \leftarrow$ not roundup; $1 \leftarrow$ roundup.
Set to 0 otherwise.
C0, C2, C3 Undefined.

## Floating-Point Exceptions

\#IS Stack underflow occurred.
\#IA Converted value is too large for the destination format. Source operand is an SNaN, QNaN, $\pm \infty$, or unsupported format. \#P Value cannot be represented exactly in destination format.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the destination is located in a non-writable segment. |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#PF(fault-code) | If a page fault occurs. |
| \# AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |

\#NM CRO.EM[bit 2] or CR0.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## FISTTP-Store Integer with Truncation

| Opcode | Instruction | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: |
| DF /1 | FISTTP m16int | Valid | Valid | Store ST(0) in m16int with truncation. |
| DB /1 | FISTTP m32int | Valid | Valid | Store ST(0) in m32int with truncation. |
| DD /1 | FISTTP m64int | Valid | Valid | Store $\operatorname{ST}(0)$ in m64int with truncation. |

## Description

FISTTP converts the value in ST into a signed integer using truncation (chop) as rounding mode, transfers the result to the destination, and pop ST. FISTTP accepts word, short integer, and long integer destinations.
The following table shows the results obtained when storing various classes of numbers in integer format.

Table 3-38. FISTTP Results

| ST(0) | DEST |
| :--- | :---: |
| $-\bullet$ or Value Too Large for DEST Format | ${ }^{*}$ |
| F $\leq-1$ | - I |
| $-1<$ F <+1 | 0 |
| F Š + 1 | + I |
| $+\bullet$ or Value Too Large for DEST Format | ${ }^{*}$ |
| NaN | ${ }^{*}$ |

NOTES:
F Means finite floating-point value.
I Means integer.

* Indicates floating-point invalid-operation (\#IA) exception.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

DEST $\leftarrow$ ST;
pop ST;

## Flags Affected

C 1 is cleared; $\mathrm{C} 0, \mathrm{C} 2, \mathrm{C} 3$ undefined.

## Numeric Exceptions

Invalid, Stack Invalid (stack underflow), Precision.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the destination is in a nonwritable segment. |
|  | For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments. |
| \#SS(0) | For an illegal address in the SS segment. |
| \#PF(fault-code) | For a page fault. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#NM | If CRO.EM[bit 2] $=1$. |
|  | If CRO.TS[bit 3] = 1 . |
| \#UD | If CPUID.01H:ECX.SSE3[bit 0] $=0$. |
|  | If the LOCK prefix is used. |

Real Address Mode Exceptions

| GP(0) | If any part of the operand would lie outside of the effective <br> address space from 0 to OFFFFH. <br> \#NM <br> If CRO.EM[bit 2] $=1$. |
| :--- | :--- |
| \#UD | If CRO.TS[bit 3] $=1$. |

## Virtual 8086 Mode Exceptions

| GP(0) | If any part of the operand would lie outside of the effective <br> address space from 0 to 0 FFFFH. |
| :--- | :--- |
| \#NM | If CRO.EM[bit 2] $=1$. <br> If CRO.TS[bit 3] $=1$. |
| \#UD | If CPUID.01H:ECX.SSE3[bit 0] $=0$. <br> If the LOCK prefix is used. |
| \#PF(fault-code) | For a page fault. |
| \#AC(0) | For unaligned memory reference if the current privilege is 3. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#NM | CR0.EM[bit 2] or CR0.TS[bit 3] =1. |
| \#MF | If there is a pending x87 FPU exception. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
|  | If the LOCK prefix is used. |

## FLD-Load Floating Point Value

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| D9 /0 | FLD m32fp | Valid | Valid | Push m32fp onto the FPU register stack. |
| DD /0 | FLD m64fp | Valid | Valid | Push m64fp onto the FPU register stack. |
| DB /5 | FLD m80fp | Valid | Valid | Push m80fp onto the FPU register stack. |
| D9 C0+i | FLD ST(i) | Valid | Valid | Push ST(i) onto the FPU register stack. |

## Description

Pushes the source operand onto the FPU register stack. The source operand can be in single-precision, double-precision, or double extended-precision floating-point format. If the source operand is in single-precision or double-precision floating-point format, it is automatically converted to the double extended-precision floating-point format before being pushed on the stack.
The FLD instruction can also push the value in a selected FPU register [ST(i)] onto the stack. Here, pushing register $\mathrm{ST}(0)$ duplicates the stack top.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

IF SRC is ST(i)
THEN
temp $\leftarrow$ ST(i);
FI;
TOP $\leftarrow$ TOP $-1 ;$
IF SRC is memory-operand
THEN
ST(0) $\leftarrow$ ConvertToDoubleExtendedPrecisionFP(SRC);
ELSE (* SRC is ST(i) *)
$\mathrm{ST}(0) \leftarrow$ temp;
Fl ;

FPU Flags Affected
C1
Set to 1 if stack overflow occurred; otherwise, set to 0 .
C0, C2, C3
Undefined.

## Floating-Point Exceptions

\#IS Stack underflow or overflow occurred.

| \#IA | Source operand is an SNaN. Does not occur if the source <br> operand is in double extended-precision floating-point format <br> (FLD m80fp or FLD ST(i)). |
| :--- | :--- |
|  | Source operand is a denormal value. Does not occur if the <br> \#D <br>  <br> source operand is in double extended-precision floating-point |
| format. |  |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] = 1 .
\#MF If there is a pending x87 FPU exception.
\#PF(fault-code) If a page fault occurs.
\# $\mathrm{AC}(0) \quad$ If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## FLD1/FLDL2T/FLDL2E/FLDPI/FLDLG2/FLDLN2/FLDZ-Load Constant

| Opcode* | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| D9 E8 | FLD1 | Valid | Valid | Push +1.0 onto the FPU register stack. |
| D9 E9 | FLDL2T | Valid | Valid | Push $\log _{2} 10$ onto the FPU register stack. |
| D9 EA | FLDL2E | Valid | Valid | Push $\log _{2} e$ onto the FPU register stack. |
| D9 EB | FLDPI | Valid | Valid | Push $\pi$ onto the FPU register stack. |
| D9 EC | FLDLG2 | Valid | Valid | Push $\log _{10} 2$ onto the FPU register stack. |
| D9 ED | FLDLN2 | Valid | Valid | Push $\log _{\mathrm{e}} 2$ onto the FPU register stack. |
| D9 EE | FLDZ | Valid | Valid | Push +0.0 onto the FPU register stack. |

NOTES:

* See IA-32 Architecture Compatibility section below.


## Description

Push one of seven commonly used constants (in double extended-precision floatingpoint format) onto the FPU register stack. The constants that can be loaded with these instructions include $+1.0,+0.0, \log _{2} 10, \log _{2} e, \pi, \log _{10} 2$, and $\log _{\mathrm{e}} 2$. For each constant, an internal 66-bit constant is rounded (as specified by the RC field in the FPU control word) to double extended-precision floating-point format. The inexactresult exception (\#P) is not generated as a result of the rounding, nor is the C1 flag set in the x87 FPU status word if the value is rounded up.

See the section titled "Pi" in Chapter 8 of the Inte/ ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for a description of the $\pi$ constant.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

When the RC field is set to round-to-nearest, the FPU produces the same constants that is produced by the Intel 8087 and Intel 287 math coprocessors.

## Operation

TOP $\leftarrow$ TOP -1 ;
ST $(0) \leftarrow$ CONSTANT;

## FPU Flags Affected

C1
C0, C2, C3

Set to 1 if stack overflow occurred; otherwise, set to 0 . Undefined.
Floating-Point Exceptions
\#IS Stack overflow occurred.
Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] = 1.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

## FLDCW-Load x87 fPU Control Word

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| D9 /5 | FLDCW m2byte | Valid | Valid | Load FPU control word from m2byte. |

## Description

Loads the 16-bit source operand into the FPU control word. The source operand is a memory location. This instruction is typically used to establish or change the FPU's mode of operation.

If one or more exception flags are set in the FPU status word prior to loading a new FPU control word and the new control word unmasks one or more of those exceptions, a floating-point exception will be generated upon execution of the next floating-point instruction (except for the no-wait floating-point instructions, see the section titled "Software Exception Handling" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1). To avoid raising exceptions when changing FPU operating modes, clear any pending exceptions (using the FCLEX or FNCLEX instruction) before loading the new control word.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

FPUControlWord $\leftarrow$ SRC;

## FPU Flags Affected

C0, C1, C2, C3 undefined.

## Floating-Point Exceptions

None; however, this operation might unmask a pending exception in the FPU status word. That exception is then generated upon execution of the next "waiting" floatingpoint instruction.

## Protected Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, |
| :--- | :--- |
|  | ES, FS, or GS segment limit. |
| If the DS, ES, FS, or GS register is used to access memory and it |  |
| contains a NULL segment selector. |  |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#NM | CR0.EM[bit 2] or CRO.TS[bit 3] =1. |
| \#PF(fault-code) | If a page fault occurs. |


| \#AC(0) | If alignment checking is enabled and an unaligned memory |
| :--- | :--- |
| reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#NM | CR0.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made. |  |
| \#UD | If the LOCK prefix is used. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#NM | CR0.EM[bit 2] or CR0.TS[bit 3] =1. |
| \#MF | If there is a pending x87 FPU exception. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |

## FLDENV-Load x87 FPU Environment

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> D9 /4 | FLDENV m14/28byte |
| :--- | :--- | :--- | :--- | :--- | | Valid |
| :--- | | Valid |
| :--- | | Load FPU environment from |
| :--- |
| m14byte or m28byte. |

## Description

Loads the complete x87 FPU operating environment from memory into the FPU registers. The source operand specifies the first byte of the operating-environment data in memory. This data is typically written to the specified memory location by a FSTENV or FNSTENV instruction.

The FPU operating environment consists of the FPU control word, status word, tag word, instruction pointer, data pointer, and last opcode. Figures 8-9 through 8-12 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, show the layout in memory of the loaded environment, depending on the operating mode of the processor (protected or real) and the current operand-size attribute (16-bit or 32-bit). In virtual-8086 mode, the real mode layouts are used.
The FLDENV instruction should be executed in the same operating mode as the corresponding FSTENV/FNSTENV instruction.

If one or more unmasked exception flags are set in the new FPU status word, a floating-point exception will be generated upon execution of the next floating-point instruction (except for the no-wait floating-point instructions, see the section titled "Software Exception Handling" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1). To avoid generating exceptions when loading a new environment, clear all the exception flags in the FPU status word that is being loaded.

If a page or limit fault occurs during the execution of this instruction, the state of the $x 87$ FPU registers as seen by the fault handler may be different than the state being loaded from memory. In such situations, the fault handler should ignore the status of the x87 FPU registers, handle the fault, and return. The FLDENV instruction will then complete the loading of the x87 FPU registers with no resulting context inconsistency.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

FPUControlWord $\leftarrow$ SRC[FPUControlWord];
FPUStatusWord $\leftarrow$ SRC[FPUStatusWord];
FPUTagWord $\leftarrow$ SRC[FPUTagWord];
FPUDataPointer $\leftarrow$ SRC[FPUDataPointer];
FPUInstructionPointer $\leftarrow$ SRC[FPUlnstructionPointer];
FPULastInstructionOpcode $\leftarrow$ SRC[FPULastInstructionOpcode];

## FPU Flags Affected

The C0, C1, C2, C3 flags are loaded.

## Floating-Point Exceptions

None; however, if an unmasked exception is loaded in the status word, it is generated upon execution of the next "waiting" floating-point instruction.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] $=1$. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] = 1 . |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#NM
CRO.EM[bit 2] or CRO.TS[bit 3] = 1 .
\#MF If there is a pending x87 FPU exception.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used.

FMUL/FMULP/FIMUL—Multiply
\(\left.\left.$$
\begin{array}{|lllll|}\hline \text { Opcode } & \text { Instruction } & \begin{array}{l}\text { 64-Bit } \\
\text { Mode } \\
\text { Vompat/ } \\
\text { Leg Mode }\end{array} & \begin{array}{l}\text { Description } \\
\text { Valid }\end{array} & \begin{array}{l}\text { Multiply ST(0) by m32fp and store } \\
\text { result in ST(0). }\end{array} \\
\text { D8 /1 } & \text { FMUL m32fp } & \text { Valid } & \text { Valid } & \text { Valid }\end{array}
$$ $$
\begin{array}{l}\text { Multiply ST(0) by m64fp and store } \\
\text { result in ST(0). }\end{array}
$$\right] \begin{array}{l}Multiply ST(0) by ST(i) and store result <br>

in ST(0).\end{array}\right]\)| Multiply ST(i) by ST(0) and store result |
| :--- |
| in ST(i). |

## Description

Multiplies the destination and source operands and stores the product in the destination location. The destination operand is always an FPU data register; the source operand can be an FPU data register or a memory location. Source operands in memory can be in single-precision or double-precision floating-point format or in word or doubleword integer format.
The no-operand version of the instruction multiplies the contents of the ST(1) register by the contents of the $\mathrm{ST}(0)$ register and stores the product in the $\mathrm{ST}(1)$ register. The one-operand version multiplies the contents of the ST(0) register by the contents of a memory location (either a floating point or an integer value) and stores the product in the $\mathrm{ST}(0)$ register. The two-operand version, multiplies the contents of the $\mathrm{ST}(0)$ register by the contents of the $\mathrm{ST}(\mathrm{i})$ register, or vice versa, with the result being stored in the register specified with the first operand (the destination operand).

The FMULP instructions perform the additional operation of popping the FPU register stack after storing the product. To pop the register stack, the processor marks the $\mathrm{ST}(0)$ register as empty and increments the stack pointer (TOP) by 1 . The nooperand version of the floating-point multiply instructions always results in the register stack being popped. In some assemblers, the mnemonic for this instruction is FMUL rather than FMULP.

The FIMUL instructions convert an integer source operand to double extendedprecision floating-point format before performing the multiplication.
The sign of the result is always the exclusive-OR of the source signs, even if one or more of the values being multiplied is 0 or $\infty$. When the source operand is an integer 0 , it is treated as a +0 .

The following table shows the results obtained when multiplying various classes of numbers, assuming that neither overflow nor underflow occurs.

Table 3-39. FMUL/FMULP/FIMUL Results

|  | DEST |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | -F | -0 | +0 | +F | +• | NaN |
|  | - | +• | + | * | * | - | - | NaN |
|  | -F | + | +F | +0 | -0 | -F | - | NaN |
|  | -1 | + | +F | +0 | -0 | -F | - | NaN |
| SRC | -0 | * | +0 | +0 | -0 | -0 | * | NaN |
|  | +0 | * | -0 | -0 | +0 | +0 | * | NaN |
|  | +1 | - | -F | -0 | +0 | +F | +• | NaN |
|  | +F | - | -F | -0 | +0 | +F | +• | NaN |
|  | +• | -• | - | * | * | +• | +• | NaN |
|  | NaN | NaN | NaN | NaN | NaN | NaN | NaN | NaN |

## NOTES:

F Means finite floating-point value.
I Means Integer.

* Indicates invalid-arithmetic-operand (\#IA) exception.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

IF Instruction = FIMUL
THEN
DEST $\leftarrow$ DEST * ConvertToDoubleExtendedPrecisionFP(SRC);
ELSE (* Source operand is floating-point value *)
DEST $\leftarrow$ DEST $*$ SRC;
Fl ;
IF Instruction = FMULP
THEN
PopRegisterStack;
Fl ;

| FPU Flags Affected |  |
| :---: | :---: |
| C1 | Set to 0 if stack underflow occurred. |
|  | Set if result was rounded up; cleared otherwise. |
| C0, C2, c3 | Undefined. |
| Floating-Point Exceptions |  |
| \#IS | Stack underflow occurred. |
| \#IA | Operand is an SNaN value or unsupported format. |
|  | One operand is $\pm 0$ and the other is $\pm \infty$. |
| \#D | Source operand is a denormal value. |
| \#U | Result is too small for destination format. |
| \# | Result is too large for destination format. |
| \# P | Value cannot be represented exactly in destination format. |
| Protected Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] = 1 . |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] = 1 . |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |


| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] =. |
| :--- | :--- |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made. |
| \#UD | If the LOCK prefix is used. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a non-
\#GP(0) If the memory address is in a non-canonical form.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#MF If there is a pending $x 87$ FPU exception.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## FNOP-No Operation

| Opcode | Instruction | 64-Bit <br> Mode <br> Valid | Compat/ <br> Leg Mode <br> Valid | Description |
| :--- | :--- | :--- | :--- | :--- |
| D9 D0 | FNOP | No operation is performed. |  |  |

## Description

Performs no FPU operation. This instruction takes up space in the instruction stream but does not affect the FPU or machine context, except the EIP register.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## FPU Flags Affected

$\mathrm{C} 0, \mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 3$ undefined.

## Floating-Point Exceptions

None.

Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CR0.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## FPATAN-Partial Arctangent

| Opcode* | Instruction | 64-Bit <br> Mode <br> Valid | Compat/ <br> Leg Mode <br> Valid | Description <br> Replace $\operatorname{ST}(1)$ with $\arctan (S T(1) / S T(0))$ and pop <br> the register stack. |
| :--- | :--- | :--- | :--- | :--- |
|  | FPATAN | VA |  |  |

NOTES:

* See IA-32 Architecture Compatibility section below.


## Description

Computes the arctangent of the source operand in register $\mathrm{ST}(1)$ divided by the source operand in register $\mathrm{ST}(0)$, stores the result in $\mathrm{ST}(1)$, and pops the FPU register stack. The result in register $\mathrm{ST}(0)$ has the same sign as the source operand $\mathrm{ST}(1)$ and a magnitude less than $+\pi$.

The FPATAN instruction returns the angle between the $X$ axis and the line from the origin to the point ( $X, Y$ ), where $Y$ (the ordinate) is $S T(1)$ and $X$ (the abscissa) is ST(0). The angle depends on the sign of $X$ and $Y$ independently, not just on the sign of the ratio $Y / X$. This is because a point $(-X, Y)$ is in the second quadrant, resulting in an angle between $\pi / 2$ and $\pi$, while a point $(X,-Y)$ is in the fourth quadrant, resulting in an angle between 0 and $-\pi / 2$. A point $(-X,-Y)$ is in the third quadrant, giving an angle between $-\pi / 2$ and $-\pi$.

The following table shows the results obtained when computing the arctangent of various classes of numbers, assuming that underflow does not occur.

Table 3-40. FPATAN Results

| ST(1) | ST(0) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | -F | -0 | + 0 | + F | + | NaN |
|  | - | $-3 \pi / 4^{*}$ | $-\pi / 2$ | $-\pi / 2$ | $-\pi / 2$ | $-\pi / 2$ | $-\pi / 4^{*}$ | NaN |
|  | -F | -p | $-\pi$ to $-\pi / 2$ | $-\pi / 2$ | $-\pi / 2$ | $\begin{aligned} & -\pi / 2 \text { to }- \\ & 0 \end{aligned}$ | - 0 | NaN |
|  | -0 | -p | -p | -p* | $-0^{*}$ | -0 | -0 | NaN |
|  | +0 | +p | + p | $+\pi^{*}$ | + ${ }^{\text {* }}$ | + 0 | +0 | NaN |
|  | +F | +p | $+\pi$ to $+\pi / 2$ | $+\pi / 2$ | $+\pi / 2$ | $\begin{aligned} & +\pi / 2 \text { to } \\ & +0 \end{aligned}$ | + 0 | NaN |
|  | +• | +3m/4* | $+\pi / 2$ | $+\pi / 2$ | $+\pi / 2$ | $+\pi / 2$ | $+\pi / 4^{*}$ | NaN |
|  | NaN | NaN | NaN | NaN | NaN | NaN | NaN | NaN |

NOTES:
F Means finite floating-point value.

* Table 8-10 in the Intel ${ }^{\oplus} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, specifies that the ratios $0 / 0$ and $\cdot / \cdot$ generate the floating-point invalid arithmetic-operation exception and, if this exception is masked, the floating-point QNaN indefinite value is returned. With the FPATAN instruction, the $0 / 0$ or $\quad / \cdot$ value is actually not calculated using division. Instead, the arctangent of the two variables is derived from a standard mathematical formulation that is generalized to allow complex numbers as arguments. In this complex variable formulation, arctangent $(0,0)$ etc. has well defined values. These values are needed to develop a library to compute transcendental functions with complex arguments, based on the FPU functions that only allow floating-point values as arguments.

There is no restriction on the range of source operands that FPATAN can accept.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

The source operands for this instruction are restricted for the 80287 math coprocessor to the following range:
$0 \leq|S T(1)|<|S T(0)|<+\infty$

## Operation

$\mathrm{ST}(1) \leftarrow \arctan (\mathrm{ST}(1) / \mathrm{ST}(0)) ;$
PopRegisterStack;
FPU Flags Affected
C1 Set to 0 if stack underflow occurred.
Set if result was rounded up; cleared otherwise.
C0, C2, C3 Undefined.
Floating-Point Exceptions
\#IS Stack underflow occurred.
\#IA Source operand is an SNaN value or unsupported format.
\#D Source operand is a denormal value.
\#U Result is too small for destination format.
\#P Value cannot be represented exactly in destination format.
Protected Mode Exceptions
\#NM
\#MF
\#UD

## Real-Address Mode Exceptions

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

FPREM—Partial Remainder

| Opcode | Instruction | 64-Bit <br> Mode <br> Valid | Compat/ <br> Leg Mode <br> Valid | Description <br> Replace ST(0) with the remainder obtained <br> from dividing ST(0) by ST(1). |
| :--- | :--- | :--- | :--- | :--- |

## Description

Computes the remainder obtained from dividing the value in the $\mathrm{ST}(0)$ register (the dividend) by the value in the $\mathrm{ST}(1)$ register (the divisor or modulus), and stores the result in $\mathrm{ST}(0)$. The remainder represents the following value:

Remainder $\leftarrow \mathrm{ST}(0)-(\mathrm{Q} * \mathrm{ST}(1))$
Here, Q is an integer value that is obtained by truncating the floating-point number quotient of [ST(0) / ST(1)] toward zero. The sign of the remainder is the same as the sign of the dividend. The magnitude of the remainder is less than that of the modulus, unless a partial remainder was computed (as described below).

This instruction produces an exact result; the inexact-result exception does not occur and the rounding control has no effect. The following table shows the results obtained when computing the remainder of various classes of numbers, assuming that underflow does not occur.

Table 3-41. FPREM Results

| ST(0) | ST(1) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | -F | -0 | +0 | +F | +• | NaN |
|  | - | * | * | * | * | * | * | NaN |
|  | -F | ST(0) | -F or -0 | ** | ** | -F or -0 | ST(0) | NaN |
|  | -0 | -0 | -0 | * | * | -0 | -0 | NaN |
|  | +0 | +0 | +0 | * | * | +0 | +0 | NaN |
|  | +F | ST(0) | +F or +0 | ** | ** | +F or +0 | ST(0) | NaN |
|  | +• | * | * | * | * | * | * | NaN |
|  | NaN | NaN | NaN | NaN | NaN | NaN | NaN | NaN |

NOTES:
F Means finite floating-point value.

* Indicates floating-point invalid-arithmetic-operand (\#IA) exception.
** Indicates floating-point zero-divide (\#Z) exception.
When the result is 0 , its sign is the same as that of the dividend. When the modulus is $\infty$, the result is equal to the value in $\mathrm{ST}(0)$.

The FPREM instruction does not compute the remainder specified in IEEE Std 754. The IEEE specified remainder can be computed with the FPREM1 instruction. The FPREM instruction is provided for compatibility with the Intel 8087 and Intel287 math coprocessors.

The FPREM instruction gets its name "partial remainder" because of the way it computes the remainder. This instruction arrives at a remainder through iterative subtraction. It can, however, reduce the exponent of ST(0) by no more than 63 in one execution of the instruction. If the instruction succeeds in producing a remainder that is less than the modulus, the operation is complete and the C2 flag in the FPU status word is cleared. Otherwise, C 2 is set, and the result in $\mathrm{ST}(0)$ is called the partial remainder. The exponent of the partial remainder will be less than the exponent of the original dividend by at least 32 . Software can re-execute the instruction (using the partial remainder in $\mathrm{ST}(0)$ as the dividend) until C2 is cleared. (Note that while executing such a remainder-computation loop, a higher-priority interrupting routine that needs the FPU can force a context switch in-between the instructions in the loop.)

An important use of the FPREM instruction is to reduce the arguments of periodic functions. When reduction is complete, the instruction stores the three least-significant bits of the quotient in the C3, C1, and C0 flags of the FPU status word. This information is important in argument reduction for the tangent function (using a modulus of $\pi / 4$ ), because it locates the original angle in the correct one of eight sectors of the unit circle.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

$\mathrm{D} \leftarrow \operatorname{exponent}(\mathrm{ST}(0))-\operatorname{exponent}(\mathrm{ST}(1))$;
IF D $<64$
THEN
$\mathrm{Q} \leftarrow$ Integer(TruncateTowardZero(ST(0) / ST(1)));
$\mathrm{ST}(0) \leftarrow \mathrm{ST}(0)-(\mathrm{ST}(1) * \mathrm{Q})$;
C2 $\leftarrow 0$;
C0, C3, C1 $\leftarrow$ LeastSignificantBits(Q); (* Q2, Q1, Q0 *)
ELSE
$C 2 \leftarrow 1 ;$
$\mathrm{N} \leftarrow$ An implementation-dependent number between 32 and 63;
QQ $\leftarrow$ Integer(TruncateTowardZero((ST(0) / ST(1)) / $2^{(\mathrm{D}-\mathrm{N})}$ ));
$\mathrm{ST}(0) \leftarrow \mathrm{ST}(0)-\left(\mathrm{ST}(1) * \mathrm{QQ} * 2^{(\mathrm{D}-\mathrm{N})}\right) ;$
FI;

## FPU Flags Affected

CO
C1

C2
C3

Floating-Point Exceptions
\#IS Stack underflow occurred.
\#IA Source operand is an SNaN value, modulus is 0 , dividend is $\infty$, or unsupported format.
\#D Source operand is a denormal value.
\#U Result is too small for destination format.

Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

## FPREM1—Partial Remainder

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> V9 F5 | FPREM1 |
| :--- | :--- | :--- | :--- | :--- | | Valid |
| :--- | | Valid |
| :--- | | Rescriptace ST(0) with the IEEE remainder |
| :--- |
| obtained from dividing ST(0) by ST(1). |

## Description

Computes the IEEE remainder obtained from dividing the value in the $\mathrm{ST}(0)$ register (the dividend) by the value in the $\mathrm{ST}(1)$ register (the divisor or modulus), and stores the result in $\mathrm{ST}(0)$. The remainder represents the following value:

Remainder $\leftarrow \mathrm{ST}(0)-(\mathrm{Q} * \mathrm{ST}(1))$
Here, Q is an integer value that is obtained by rounding the floating-point number quotient of [ST(0) / ST(1)] toward the nearest integer value. The magnitude of the remainder is less than or equal to half the magnitude of the modulus, unless a partial remainder was computed (as described below).

This instruction produces an exact result; the precision (inexact) exception does not occur and the rounding control has no effect. The following table shows the results obtained when computing the remainder of various classes of numbers, assuming that underflow does not occur.

Table 3-42. FPREM1 Results

| ST(0) | ST(1) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | -F | -0 | $+0$ | +F | +• | NaN |
|  | - | * | * | * | * | * | * | NaN |
|  | -F | ST(0) | $\pm$ F or -0 | ** | ** | $\begin{gathered} \pm \mathrm{F} \text { or }- \\ 0 \end{gathered}$ | ST(0) | NaN |
|  | -0 | -0 | -0 | * | * | -0 | -0 | NaN |
|  | + 0 | + 0 | + 0 | * | * | + 0 | +0 | NaN |
|  | +F | ST(0) | $\pm \mathrm{F}$ or +0 | ** | ** | $\begin{gathered} \pm \mathrm{F} \text { or }+ \\ 0 \end{gathered}$ | ST(0) | NaN |
|  | +• | * | * | * | * | * | * | NaN |
|  | NaN | NaN | NaN | NaN | NaN | NaN | NaN | NaN |

## NOTES:

F Means finite floating-point value.

* Indicates floating-point invalid-arithmetic-operand (\#IA) exception.
** Indicates floating-point zero-divide (\#Z) exception.
When the result is 0 , its sign is the same as that of the dividend. When the modulus is $\infty$, the result is equal to the value in $\mathrm{ST}(0)$.

The FPREM1 instruction computes the remainder specified in IEEE Standard 754. This instruction operates differently from the FPREM instruction in the way that it rounds the quotient of $\mathrm{ST}(0)$ divided by $\mathrm{ST}(1)$ to an integer (see the "Operation" section below).
Like the FPREM instruction, FPREM1 computes the remainder through iterative subtraction, but can reduce the exponent of ST(0) by no more than 63 in one execution of the instruction. If the instruction succeeds in producing a remainder that is less than one half the modulus, the operation is complete and the C2 flag in the FPU status word is cleared. Otherwise, C 2 is set, and the result in $\mathrm{ST}(0)$ is called the
partial remainder. The exponent of the partial remainder will be less than the exponent of the original dividend by at least 32 . Software can re-execute the instruction (using the partial remainder in $\mathrm{ST}(0)$ as the dividend) until C2 is cleared. (Note that while executing such a remainder-computation loop, a higher-priority interrupting routine that needs the FPU can force a context switch in-between the instructions in the loop.)

An important use of the FPREM1 instruction is to reduce the arguments of periodic functions. When reduction is complete, the instruction stores the three least-significant bits of the quotient in the C3, C1, and C0 flags of the FPU status word. This information is important in argument reduction for the tangent function (using a modulus of $\pi / 4$ ), because it locates the original angle in the correct one of eight sectors of the unit circle.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

$\mathrm{D} \leftarrow \operatorname{exponent}(\mathrm{ST}(0))-\operatorname{exponent}(\mathrm{ST}(1))$;
IF D $<64$
THEN
$\mathrm{Q} \leftarrow \operatorname{Integer}($ RoundTowardNearestInteger(ST(0) / ST(1)));
$\mathrm{ST}(0) \leftarrow \mathrm{ST}(0)-(\mathrm{ST}(1) * \mathrm{Q}) ;$
$\mathrm{C} 2 \leftarrow 0$;
C0, C3, C1 $\leftarrow$ LeastSignificantBits(Q); (* Q2, Q1, Q0 *)
ELSE
$C 2 \leftarrow 1 ;$
$\mathrm{N} \leftarrow \mathrm{An}$ implementation-dependent number between 32 and 63;
$\mathrm{QQ} \leftarrow$ Integer(TruncateTowardZero((ST(0) / ST(1)) / $\left.2^{(\mathrm{D}-\mathrm{N})}\right)$ );
$\mathrm{ST}(0) \leftarrow \mathrm{ST}(0)-\left(\mathrm{ST}(1) * \mathrm{QQ} * 2^{(\mathrm{D}-\mathrm{N})}\right) ;$
FI;

## FPU Flags Affected

Set to bit 2 (Q2) of the quotient.
C1 Set to 0 if stack underflow occurred; otherwise, set to least significant bit of quotient (Q0).

C2 Set to 0 if reduction complete; set to 1 if incomplete.

Floating-Point Exceptions
\#IS Stack underflow occurred.
\#IA Source operand is an SNaN value, modulus (divisor) is 0, dividend is $\infty$, or unsupported format.
\#D Source operand is a denormal value.
\#U Result is too small for destination format.

Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## fPTAN-Partial Tangent

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> Valid | Description |
| :--- | :--- | :--- | :--- | :--- |
| D9 F2 | FPTAN | Valid | Replace ST(0) with its tangent and |  |
| push 1 onto the FPU stack. |  |  |  |  |

## Description

Computes the tangent of the source operand in register ST(0), stores the result in ST(0), and pushes a 1.0 onto the FPU register stack. The source operand must be given in radians and must be less than $\pm 2^{63}$. The following table shows the unmasked results obtained when computing the partial tangent of various classes of numbers, assuming that underflow does not occur.

Table 3-43. FPTAN Results

| ST(0) SRC | ST(0) DEST |
| :---: | :---: |
| $-\bullet$ | ${ }^{*}$ |
| -F | -F to +F |
| -0 | -0 |
| +0 | +0 |
| +F | -F to +F |
| $+\bullet$ | ${ }^{*}$ |
| NaN | NaN |

## NOTES:

F Means finite floating-point value.

* Indicates floating-point invalid-arithmetic-operand (\#IA) exception.

If the source operand is outside the acceptable range, the C2 flag in the FPU status word is set, and the value in register $\mathrm{ST}(0)$ remains unchanged. The instruction does not raise an exception when the source operand is out of range. It is up to the program to check the C2 flag for out-of-range conditions. Source values outside the range $-2^{63}$ to $+2^{63}$ can be reduced to the range of the instruction by subtracting an appropriate integer multiple of $2 \pi$ or by using the FPREM instruction with a divisor of $2 \pi$. See the section titled "Pi" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a discussion of the proper value to use for $\pi$ in performing such reductions.
The value 1.0 is pushed onto the register stack after the tangent has been computed to maintain compatibility with the Intel 8087 and Intel 287 math coprocessors. This operation also simplifies the calculation of other trigonometric functions. For instance, the cotangent (which is the reciprocal of the tangent) can be computed by executing a FDIVR instruction after the FPTAN instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

IF ST(0) $<2^{63}$
THEN

$$
C 2 \leftarrow 0
$$

$\mathrm{ST}(0) \leftarrow \tan (\mathrm{ST}(0))$;
TOP $\leftarrow$ TOP - 1;
$\mathrm{ST}(0) \leftarrow 1.0$;
ELSE (* Source operand is out-of-range *)
$C 2 \leftarrow 1$;
Fl ;

FPU Flags Affected
C1 Set to 0 if stack underflow occurred; set to 1 if stack overflow occurred.
Set if result was rounded up; cleared otherwise.
C2 Set to 1 if outside range ( $-2^{63}<$ source operand $<+2^{63}$ ); otherwise, set to 0 .
C0, C3 Undefined.

Floating-Point Exceptions
\#IS Stack underflow or overflow occurred.
\#IA Source operand is an SNaN value, $\infty$, or unsupported format.
\#D Source operand is a denormal value.
\#U Result is too small for destination format.
\#P Value cannot be represented exactly in destination format.
Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] = 1 .
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## FRNDINT-Round to Integer

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> D9 FC | FRNDINT |
| :--- | :--- | :--- | :--- | :--- | Valid | Valid | Description |
| :--- | :--- |

## Description

Rounds the source value in the $\mathrm{ST}(0)$ register to the nearest integral value, depending on the current rounding mode (setting of the RC field of the FPU control word), and stores the result in ST(0).
If the source value is $\infty$, the value is not changed. If the source value is not an integral value, the floating-point inexact-result exception (\#P) is generated.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

ST $(0) \leftarrow$ RoundTolntegralValue(ST(0));
FPU Flags Affected
C1 Set to 0 if stack underflow occurred.
Set if result was rounded up; cleared otherwise.
C0, C2, C3 Undefined.

Floating-Point Exceptions
\#IS Stack underflow occurred.
\#IA Source operand is an SNaN value or unsupported format.
\#D Source operand is a denormal value.
\# P Source operand is not an integral value.

## Protected Mode Exceptions

\#NM CRO.EM[bit 2] or CR0.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## FRSTOR-Restore x87 FPU State

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| DD /4 | FRSTOR m94/108byte | Valid | Valid | Load FPU state from <br> m94byte or m108byte. |

## Description

Loads the FPU state (operating environment and register stack) from the memory area specified with the source operand. This state data is typically written to the specified memory location by a previous FSAVE/FNSAVE instruction.

The FPU operating environment consists of the FPU control word, status word, tag word, instruction pointer, data pointer, and last opcode. Figures 8-9 through 8-12 in the InteI ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, show the layout in memory of the stored environment, depending on the operating mode of the processor (protected or real) and the current operand-size attribute (16-bit or 32-bit). In virtual-8086 mode, the real mode layouts are used. The contents of the FPU register stack are stored in the 80 bytes immediately following the operating environment image.

The FRSTOR instruction should be executed in the same operating mode as the corresponding FSAVE/FNSAVE instruction.

If one or more unmasked exception bits are set in the new FPU status word, a floating-point exception will be generated. To avoid raising exceptions when loading a new operating environment, clear all the exception flags in the FPU status word that is being loaded.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

FPUControlWord $\leftarrow$ SRC[FPUControlWord];
FPUStatusWord $\leftarrow$ SRC[FPUStatusWord];
FPUTagWord $\leftarrow$ SRC[FPUTagWord];
FPUDataPointer $\leftarrow$ SRC[FPUDataPointer];
FPUInstructionPointer $\leftarrow$ SRC[FPUInstructionPointer];
FPULastInstructionOpcode $\leftarrow$ SRC[FPULastInstructionOpcode];
$\mathrm{ST}(0) \leftarrow \mathrm{SRC}[\mathrm{ST}(0)] ;$
ST(1) $\leftarrow \operatorname{SRC[ST}(1)] ;$
ST(2) $\leftarrow \operatorname{SRC[ST(2)];~}$
ST(3) $\leftarrow \operatorname{SRC[ST}(3)] ;$
ST(4) $\leftarrow \operatorname{SRC[ST(4)];~}$
$\mathrm{ST}(5) \leftarrow \operatorname{SRC[ST}(5)] ;$
ST(6) $\leftarrow$ SRC[ST(6)];
$\operatorname{ST}(7) \leftarrow \operatorname{SRC}[S T(7)] ;$

## FPU Flags Affected

The C0, C1, C2, C3 flags are loaded.

## Floating-Point Exceptions

None; however, this operation might unmask an existing exception that has been detected but not generated, because it was masked. Here, the exception is generated at the completion of the instruction.

Protected Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CR0.TS[bit 3] $=1$.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CR0.TS[bit 3] = 1 .
\#PF(fault-code) If a page fault occurs.

| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| :---: | :---: |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] $=1$. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |

FSAVE/FNSAVE-Store x87 FPU State

| Opcode | Instruction | 64-Bit <br> Mode <br> Valid | Compat/ <br> Leg Mode <br> Valid | Description <br> Store FPU state to m94byte or <br> m108byte after checking for |
| :--- | :--- | :--- | :--- | :--- |
| DD /6 | FSAVE m94/108byte | FNSAVE* m94/108byte | Valid | Valid |
|  |  |  |  | point exceptions. Then re- <br> initialize the FPU. |
| Store FPU environment to |  |  |  |  |
| m94byte or m108byte without |  |  |  |  |
| checking for pending unmasked |  |  |  |  |
| floating-point exceptions. Then |  |  |  |  |
| re-initialize the FPU. |  |  |  |  |

NOTES:

* See IA-32 Architecture Compatibility section below.


## Description

Stores the current FPU state (operating environment and register stack) at the specified destination in memory, and then re-initializes the FPU. The FSAVE instruction checks for and handles pending unmasked floating-point exceptions before storing the FPU state; the FNSAVE instruction does not.
The FPU operating environment consists of the FPU control word, status word, tag word, instruction pointer, data pointer, and last opcode. Figures 8-9 through 8-12 in the InteI ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, show the layout in memory of the stored environment, depending on the operating mode of the processor (protected or real) and the current operand-size attribute (16-bit or 32-bit). In virtual-8086 mode, the real mode layouts are used. The contents of the FPU register stack are stored in the 80 bytes immediately follow the operating environment image.
The saved image reflects the state of the FPU after all floating-point instructions preceding the FSAVE/FNSAVE instruction in the instruction stream have been executed.

After the FPU state has been saved, the FPU is reset to the same default values it is set to with the FINIT/FNINIT instructions (see "FINIT/FNINIT—Initialize FloatingPoint Unit" in this chapter).
The FSAVE/FNSAVE instructions are typically used when the operating system needs to perform a context switch, an exception handler needs to use the FPU, or an application program needs to pass a "clean" FPU to a procedure.

The assembler issues two instructions for the FSAVE instruction (an FWAIT instruction followed by an FNSAVE instruction), and the processor executes each of these
instructions separately. If an exception is generated for either of these instructions, the save EIP points to the instruction that caused the exception.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

For Intel math coprocessors and FPUs prior to the Intel Pentium processor, an FWAIT instruction should be executed before attempting to read from the memory image stored with a prior FSAVE/FNSAVE instruction. This FWAIT instruction helps ensure that the storage operation has been completed.
When operating a Pentium or Intel486 processor in MS-DOS compatibility mode, it is possible (under unusual circumstances) for an FNSAVE instruction to be interrupted prior to being executed to handle a pending FPU exception. See the section titled "No-Wait FPU Instructions Can Get FPU Interrupt in Window" in Appendix D of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a description of these circumstances. An FNSAVE instruction cannot be interrupted in this way on a Pentium 4, Intel Xeon, or P6 family processor.

## Operation

(* Save FPU State and Registers *)
DEST[FPUControlWord] $\leftarrow$ FPUControlWord;
DEST[FPUStatusWord] $\leftarrow$ FPUStatusWord;
DEST[FPUTagWord] $\leftarrow$ FPUTagWord;
DEST[FPUDataPointer] $\leftarrow$ FPUDataPointer;
DEST[FPUInstructionPointer] $\leftarrow$ FPUInstructionPointer;
DEST[FPULastInstructionOpcode] $\leftarrow$ FPULastInstructionOpcode;

```
DEST[ST(0)] \leftarrow ST(0);
DEST[ST(1)] \leftarrowST(1);
DEST[ST(2)] \leftarrowST(2);
DEST[ST(3)] \leftarrowST(3);
DEST[ST(4)]}\leftarrowST(4)
DEST[ST(5)] \leftarrowST(5);
DEST[ST(6)] \leftarrowST(6);
DEST[ST(7)] \leftarrowST(7);
(* Initialize FPU *)
FPUControlWord }\leftarrow0377FH
FPUStatusWord }\leftarrow0\mathrm{ ;
FPUTagWord }\leftarrow\mathrm{ FFFFH;
FPUDataPointer }\leftarrow0\mathrm{ ;
FPUInstructionPointer }\leftarrow0\mathrm{ ;
FPULastInstructionOpcode \leftarrow0;
```


## FPU Flags Affected

The C0, C1, C2, and C3 flags are saved and then cleared.

## Floating-Point Exceptions

None.
Protected Mode Exceptions

| \#GP(0) | If destination is located in a non-writable segment. |
| :--- | :--- |
| If a memory operand effective address is outside the CS, DS, |  |
|  | ES, FS, or GS segment limit. |
| If the DS, ES, FS, or GS register is used to access memory and it |  |
| contains a NULL segment selector. |  |
| If a memory operand effective address is outside the SS |  |
| segment limit. |  |

\#SS(0)
CRO.EM[bit 2] or CRO.TS[bit 3] = 1.

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CR0.TS[bit 3] = 1 .
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#NM
CRO.EM[bit 2] or CRO.TS[bit 3] = 1 .
\#MF
If there is a pending x87 FPU exception.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .

FSCALE-Scale

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> D9 FD | FSCALE |
| :--- | :--- | :--- | :--- | :--- | | Valid |
| :--- |

## Description

Truncates the value in the source operand (toward 0 ) to an integral value and adds that value to the exponent of the destination operand. The destination and source operands are floating-point values located in registers $\mathrm{ST}(0)$ and $\mathrm{ST}(1)$, respectively. This instruction provides rapid multiplication or division by integral powers of 2 . The following table shows the results obtained when scaling various classes of numbers, assuming that neither overflow nor underflow occurs.

Table 3-44. FSCALE Results

| ST(0) | ST(1) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | -F | -0 | + 0 | +F | +• | NaN |
|  | - | NaN | - | - | - | $\bullet$ | - | NaN |
|  | -F | -0 | -F | -F | -F | -F | - | NaN |
|  | -0 | -0 | -0 | -0 | -0 | -0 | NaN | NaN |
|  | +0 | + 0 | +0 | + 0 | +0 | +0 | NaN | NaN |
|  | +F | + 0 | +F | +F | +F | +F | +• | NaN |
|  | +• | NaN | +• | +• | +• | +• | +• | NaN |
|  | NaN | NaN | NaN | NaN | NaN | NaN | NaN | NaN |

NOTES:
F Means finite floating-point value.

In most cases, only the exponent is changed and the mantissa (significand) remains unchanged. However, when the value being scaled in $\mathrm{ST}(0)$ is a denormal value, the mantissa is also changed and the result may turn out to be a normalized number. Similarly, if overflow or underflow results from a scale operation, the resulting mantissa will differ from the source's mantissa.

The FSCALE instruction can also be used to reverse the action of the FXTRACT instruction, as shown in the following example:

FXTRACT;
FSCALE;
FSTP ST(1);
In this example, the FXTRACT instruction extracts the significand and exponent from the value in $\mathrm{ST}(0)$ and stores them in $\mathrm{ST}(0)$ and $\mathrm{ST}(1)$ respectively. The FSCALE then scales the significand in $\mathrm{ST}(0)$ by the exponent in $\mathrm{ST}(1)$, recreating the original value
before the FXTRACT operation was performed. The FSTP ST(1) instruction overwrites the exponent (extracted by the FXTRACT instruction) with the recreated value, which returns the stack to its original state with only one register [ST(0)] occupied.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

$\mathrm{ST}(0) \leftarrow \mathrm{ST}(0) * 2^{\text {RoundTowardZero(ST(1)); }}$

## FPU Flags Affected

| $C 1$ | Set to 0 if stack underflow occurred. |
| :--- | :--- |
| Set if result was rounded up; cleared otherwise. |  |
| $C 0, C 2, C 3$ | Undefined. |

## Floating-Point Exceptions

\#IS Stack underflow occurred.
\#IA Source operand is an SNaN value or unsupported format.
\#D Source operand is a denormal value.
\#U Result is too small for destination format.
\#O Result is too large for destination format.
\#P Value cannot be represented exactly in destination format.

## Protected Mode Exceptions

\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

FSIN-Sine

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> Va | Description |
| :--- | :--- | :--- | :--- | :--- |
| D9 FE | FSIN | Valid | Valid | Replace ST(0) with its sine. |

## Description

Computes the sine of the source operand in register $\mathrm{ST}(0)$ and stores the result in $\mathrm{ST}(0)$. The source operand must be given in radians and must be within the range $2^{63}$ to $+2^{63}$. The following table shows the results obtained when taking the sine of various classes of numbers, assuming that underflow does not occur.

Table 3-45. FSIN Results

| SRC (ST(0)) | DEST (ST(0)) |
| :---: | :---: |
| $-\cdot$ | ${ }^{*}$ |
| - F | -1 to +1 |
| -0 | -0 |
| +0 | +0 |
| +F | -1 to +1 |
| $+\cdot$ | ${ }^{*}$ |
| NaN | NaN |

NOTES:
F Means finite floating-point value.

* Indicates floating-point invalid-arithmetic-operand (\#IA) exception.

If the source operand is outside the acceptable range, the C2 flag in the FPU status word is set, and the value in register $\mathrm{ST}(0)$ remains unchanged. The instruction does not raise an exception when the source operand is out of range. It is up to the program to check the C2 flag for out-of-range conditions. Source values outside the range $-2^{63}$ to $+2^{63}$ can be reduced to the range of the instruction by subtracting an appropriate integer multiple of $2 \pi$ or by using the FPREM instruction with a divisor of $2 \pi$. See the section titled "Pi" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a discussion of the proper value to use for $\pi$ in performing such reductions.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

IF ST(0) $<2^{63}$
THEN
$\mathrm{C} 2 \leftarrow 0 ;$

```
        \(\mathrm{ST}(0) \leftarrow \sin (\mathrm{ST}(0)) ;\)
ELSE (* Source operand out of range *)
    \(C 2 \leftarrow 1\);
```

Fl ;
FPU Flags Affected
C1 Set to 0 if stack underflow occurred.
Set if result was rounded up; cleared otherwise.
C2
Set to 1 if outside range ( $-2^{63}<$ source operand $<+2^{63}$ ); other-
wise, set to 0 .
C0, C3 Undefined.

Floating-Point Exceptions
\#IS Stack underflow occurred.
\#IA Source operand is an SNaN value, $\infty$, or unsupported format
\#D Source operand is a denormal value.
\#P Value cannot be represented exactly in destination format.

Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] = 1 .
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

## FSINCOS-Sine and Cosine

| Opcode | Instruction | 64-Bit <br> Mode <br> Valid | Compat/ <br> Leg Mode <br> Valid | Description <br> Compute the sine and cosine of ST(O); <br> replace ST(O) with the sine, and push the <br> cosine onto the register stack. |
| :--- | :--- | :--- | :--- | :--- |

## Description

Computes both the sine and the cosine of the source operand in register $\mathrm{ST}(0)$, stores the sine in ST(0), and pushes the cosine onto the top of the FPU register stack. (This instruction is faster than executing the FSIN and FCOS instructions in succession.)
The source operand must be given in radians and must be within the range $-2^{63}$ to $+2^{63}$. The following table shows the results obtained when taking the sine and cosine of various classes of numbers, assuming that underflow does not occur.

Table 3-46. FSINCOS Results

| SRC | DEST |  |
| :---: | :---: | :---: |
| ST(0) | ST(1) Cosine | ST(0) Sine |
| $-\bullet$ | ${ }^{*}$ | ${ }^{*}$ |
| -F | -1 to +1 | -1 to +1 |
| -0 | +1 | -0 |
| +0 | +1 | +0 |
| +F | -1 to +1 | -1 to +1 |
| $+\bullet$ | ${ }^{*}$ | ${ }^{*}$ |
| NaN | NaN | NaN |

## NOTES:

F Means finite floating-point value.

* Indicates floating-point invalid-arithmetic-operand (\#IA) exception.

If the source operand is outside the acceptable range, the C2 flag in the FPU status word is set, and the value in register $\mathrm{ST}(0)$ remains unchanged. The instruction does not raise an exception when the source operand is out of range. It is up to the program to check the C2 flag for out-of-range conditions. Source values outside the range $-2^{63}$ to $+2^{63}$ can be reduced to the range of the instruction by subtracting an appropriate integer multiple of $2 \pi$ or by using the FPREM instruction with a divisor of $2 \pi$. See the section titled "Pi" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a discussion of the proper value to use for $\pi$ in performing such reductions.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

IF ST(0) $<2^{63}$
THEN

$$
C 2 \leftarrow 0
$$

TEMP $\leftarrow \operatorname{cosine(ST(0));~}$
ST(0) $\leftarrow \operatorname{sine}(S T(0)) ;$
TOP $\leftarrow$ TOP - 1;
$\mathrm{ST}(0) \leftarrow \mathrm{TEMP}$;
ELSE (* Source operand out of range *)
$C 2 \leftarrow 1$;
FI;
fPU Flags Affected
C1 Set to 0 if stack underflow occurred; set to 1 of stack overflow occurs.
Set if result was rounded up; cleared otherwise.
C2 Set to 1 if outside range ( $-2^{63}<$ source operand $<+2^{63}$ ); otherwise, set to 0 .
C0, C3 Undefined.

Floating-Point Exceptions
\#IS Stack underflow or overflow occurred.
\#IA Source operand is an SNaN value, $\infty$, or unsupported format.
\#D Source operand is a denormal value.
\#U Result is too small for destination format.
\#P Value cannot be represented exactly in destination format.
Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## FSQRT-Square Root

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> D9 FA | FSQRT |
| :--- | :--- | :--- | :--- | :--- | | Valid |
| :--- | Valid $\quad$| Computes square root of ST(0) and stores |
| :--- |
| the result in ST(0). |

## Description

Computes the square root of the source value in the $\mathrm{ST}(0)$ register and stores the result in ST(0).
The following table shows the results obtained when taking the square root of various classes of numbers, assuming that neither overflow nor underflow occurs.

Table 3-47. FSQRT Results

| SRC (ST(0)) | DEST (ST(0)) |
| :---: | :---: |
| $-\bullet$ | ${ }^{*}$ |
| -F | ${ }^{*}$ |
| -0 | -0 |
| +0 | +0 |
| +F | +F |
| $+\bullet$ | $+\bullet$ |
| NaN | NaN |

## NOTES:

F Means finite floating-point value.

* Indicates floating-point invalid-arithmetic-operand (\#IA) exception.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

ST(0) $\leftarrow$ SquareRoot(ST(0));

## FPU Flags Affected

C1 Set to 0 if stack underflow occurred.
Set if result was rounded up; cleared otherwise.
C0, C2, C3 Undefined.

## Floating-Point Exceptions

\#IS Stack underflow occurred.
\#IA Source operand is an SNaN value or unsupported format.

Source operand is a negative value (except for -0 ).
\#D Source operand is a denormal value.
\#P Value cannot be represented exactly in destination format.

Protected Mode Exceptions
\#NM
\#MF
\#UD

CRO.EM[bit 2] or CR0.TS[bit 3] = 1 .
If there is a pending $x 87$ FPU exception.
If the LOCK prefix is used.
Real-Address Mode Exceptions
Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

## FST/FSTP-Store Floating Point Value

| Opcode | Instruction | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: |
| D9 /2 | FST m32fp | Valid | Valid | Copy ST(0) to m32fp. |
| DD /2 | FST m64fp | Valid | Valid | Copy ST(0) to m64fp. |
| DD D0+i | FST ST(i) | Valid | Valid | Copy ST(0) to ST(i). |
| D9 /3 | FSTP m32fp | Valid | Valid | Copy ST(0) to m32fp and pop register stack. |
| DD /3 | FSTP m64fp | Valid | Valid | Copy ST(0) to m64fp and pop register stack. |
| DB /7 | FSTP m80fp | Valid | Valid | Copy ST(0) to m80fp and pop register stack. |
| DD D8+i | FSTP ST(i) | Valid | Valid | Copy ST(0) to ST(i) and pop register stack. |

## Description

The FST instruction copies the value in the ST(0) register to the destination operand, which can be a memory location or another register in the FPU register stack. When storing the value in memory, the value is converted to single-precision or doubleprecision floating-point format.
The FSTP instruction performs the same operation as the FST instruction and then pops the register stack. To pop the register stack, the processor marks the ST(0) register as empty and increments the stack pointer (TOP) by 1. The FSTP instruction can also store values in memory in double extended-precision floating-point format.
If the destination operand is a memory location, the operand specifies the address where the first byte of the destination value is to be stored. If the destination operand is a register, the operand specifies a register in the register stack relative to the top of the stack.
If the destination size is single-precision or double-precision, the significand of the value being stored is rounded to the width of the destination (according to the rounding mode specified by the RC field of the FPU control word), and the exponent is converted to the width and bias of the destination format. If the value being stored is too large for the destination format, a numeric overflow exception (\#O) is generated and, if the exception is unmasked, no value is stored in the destination operand. If the value being stored is a denormal value, the denormal exception (\#D) is not generated. This condition is simply signaled as a numeric underflow exception (\#U) condition.
If the value being stored is $\pm 0, \pm \infty$, or a NaN, the least-significant bits of the significand and the exponent are truncated to fit the destination format. This operation preserves the value's identity as a $0, \infty$, or NaN .

If the destination operand is a non-empty register, the invalid-operation exception is not generated.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

DEST $\leftarrow \mathrm{ST}(0)$;
IF Instruction = FSTP
THEN
PopRegisterStack;
FI;

FPU Flags Affected
C1 Set to 0 if stack underflow occurred.
Indicates rounding direction of if the floating-point inexact exception (\#P) is generated: $0 \leftarrow$ not roundup; $1 \leftarrow$ roundup.
C0, C2, C3 Undefined.

Floating-Point Exceptions
\#IS Stack underflow occurred.
\#IA Source operand is an SNaN value or unsupported format. Does not occur if the source operand is in double extended-precision floating-point format.
\#U Result is too small for the destination format.
\#O Result is too large for the destination format.
\#P Value cannot be represented exactly in destination format.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the destination is located in a non-writable segment. |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |

## Real-Address Mode Exceptions

| \#GP | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. <br> If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#SS | CRO.EM[bit 2] or CRO.TS[bit 3] $=1$. |
| \#NM | If the LOCK prefix is used. |

Virtual-8086 Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. <br> If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#SS(0) | CRO.EM[bit 2] or CRO.TS[bit 3] = 1. |
| \#NM | If a page fault occurs. |
| \#PF(fault-code) |  |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made. |
| \#UD | If the LOCK prefix is used. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#NM | CR0.EM[bit 2] or CR0.TS[bit 3] =1. |
| \#MF | If there is a pending x87 FPU exception. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |

## FSTCW/FNSTCW—Store x87 FPU Control Word

\(\left.$$
\begin{array}{|lllll|}\hline \text { Opcode } & \text { Instruction } & \begin{array}{l}\text { 64-Bit } \\
\text { Mode } \\
\text { Valid }\end{array} & \begin{array}{l}\text { Compat/ } \\
\text { Leg Mode } \\
\text { Valid }\end{array} & \begin{array}{l}\text { Description } \\
\text { SB D9 /7 }\end{array}
$$ <br>
FSTCW m2byte FPU control word to m2byte <br>
after checking for pending unmasked <br>

floating-point exceptions.\end{array}\right]\)| Store FPU control word to m2byte |
| :--- |
| without checking for pending |
| unmasked floating-point exceptions. |

NOTES:

* See IA-32 Architecture Compatibility section below.


## Description

Stores the current value of the FPU control word at the specified destination in memory. The FSTCW instruction checks for and handles pending unmasked floatingpoint exceptions before storing the control word; the FNSTCW instruction does not.

The assembler issues two instructions for the FSTCW instruction (an FWAIT instruction followed by an FNSTCW instruction), and the processor executes each of these instructions in separately. If an exception is generated for either of these instructions, the save EIP points to the instruction that caused the exception.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

When operating a Pentium or Intel486 processor in MS-DOS compatibility mode, it is possible (under unusual circumstances) for an FNSTCW instruction to be interrupted prior to being executed to handle a pending FPU exception. See the section titled "No-Wait FPU Instructions Can Get FPU Interrupt in Window" in Appendix D of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a description of these circumstances. An FNSTCW instruction cannot be interrupted in this way on a Pentium 4, Intel Xeon, or P6 family processor.

## Operation

DEST $\leftarrow$ FPUControlWord;

## fPU Flags Affected

The C0, C1, C2, and C3 flags are undefined.

## Floating-Point Exceptions

None.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the destination is located in a non-writable segment. |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] = 1 . |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] = 1 . |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] = 1. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |

\#NM CRO.EM[bit 2] or CR0.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## FSTENV/FNSTENV-Store x87 FPU Environment

| Opcode | Instruction | 64-Bit <br> Mode <br> 9B D9 /6 | FSTENV m14/28byte Valid | Compat/ <br> Leg Mode <br> Valid |
| :--- | :--- | :--- | :--- | :--- | | Description |
| :--- |
| D9/6 6 |$\quad$| FNSTENV FPU environment to m14byte |
| :--- |
| or m28byte after checking for |
| pending unmasked floating-point |
| exceptions. Then mask all floating- |
| m14/28byte |

NOTES:

* See IA-32 Architecture Compatibility section below.


## Description

Saves the current FPU operating environment at the memory location specified with the destination operand, and then masks all floating-point exceptions. The FPU operating environment consists of the FPU control word, status word, tag word, instruction pointer, data pointer, and last opcode. Figures 8-9 through 8-12 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, show the layout in memory of the stored environment, depending on the operating mode of the processor (protected or real) and the current operand-size attribute (16-bit or 32-bit). In virtual-8086 mode, the real mode layouts are used.

The FSTENV instruction checks for and handles any pending unmasked floating-point exceptions before storing the FPU environment; the FNSTENV instruction does not. The saved image reflects the state of the FPU after all floating-point instructions preceding the FSTENV/FNSTENV instruction in the instruction stream have been executed.

These instructions are often used by exception handlers because they provide access to the FPU instruction and data pointers. The environment is typically saved in the stack. Masking all exceptions after saving the environment prevents floating-point exceptions from interrupting the exception handler.

The assembler issues two instructions for the FSTENV instruction (an FWAIT instruction followed by an FNSTENV instruction), and the processor executes each of these instructions separately. If an exception is generated for either of these instructions, the save EIP points to the instruction that caused the exception.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

When operating a Pentium or Intel486 processor in MS-DOS compatibility mode, it is possible (under unusual circumstances) for an FNSTENV instruction to be interrupted prior to being executed to handle a pending FPU exception. See the section titled "No-Wait FPU Instructions Can Get FPU Interrupt in Window" in Appendix D of the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a description of these circumstances. An FNSTENV instruction cannot be interrupted in this way on a Pentium 4, Intel Xeon, or P6 family processor.

## Operation

DEST[FPUControlWord] $\leftarrow$ FPUControlWord;
DEST[FPUStatusWord] $\leftarrow$ FPUStatusWord;
DEST[FPUTagWord] $\leftarrow$ FPUTagWord;
DEST[FPUDataPointer] $\leftarrow$ FPUDataPointer;
DEST[FPUInstructionPointer] $\leftarrow$ FPUInstructionPointer;
DEST[FPULastInstructionOpcode] $\leftarrow$ FPULastInstructionOpcode;

## FPU Flags Affected

The $\mathrm{C} 0, \mathrm{C} 1, \mathrm{C} 2$, and C 3 are undefined.

## Floating-Point Exceptions

None.
\(\left.$$
\begin{array}{l}\begin{array}{l}\text { Protected Mode Exceptions } \\
\text { \#GP(0) } \\
\text { If the destination is located in a non-writable segment. } \\
\text { If a memory operand effective address is outside the CS, DS, }\end{array}
$$ <br>
ES, FS, or GS segment limit. <br>
If the DS, ES, FS, or GS register is used to access memory and it <br>
contains a NULL segment selector. <br>
If a memory operand effective address is outside the SS <br>

segment limit.\end{array}\right]\)| CRO.EM[bit 2] or CR0.TS[bit 3] = 1. |
| :--- | :--- |


| \#SS | If a memory operand effective address is outside the SS segment limit. |
| :---: | :---: |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] $=1$. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the $\mathrm{CS}, \mathrm{DS}$, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] $=1$. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] = 1 . |
| \#MF | If there is a pending x87 FPU exception. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |

FSTSW/FNSTSW-Store x87 FPU Status Word

| Opcode | Instruction | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: |
| $9 \mathrm{BDD} \mathrm{/7}$ | FSTSW m2byte | Valid | Valid | Store FPU status word at m2byte after checking for pending unmasked floatingpoint exceptions. |
| 9B DF EO | FSTSW AX | Valid | Valid | Store FPU status word in AX register after checking for pending unmasked floatingpoint exceptions. |
| DD /7 | FNSTSW ${ }^{*}$ m2byte | Valid | Valid | Store FPU status word at m2byte without checking for pending unmasked floatingpoint exceptions. |
| DF EO | FNSTSW ${ }^{*}$ AX | Valid | Valid | Store FPU status word in AX register without checking for pending unmasked floatingpoint exceptions. |

NOTES:

* See IA-32 Architecture Compatibility section below.


## Description

Stores the current value of the $x 87$ FPU status word in the destination location. The destination operand can be either a two-byte memory location or the AX register. The FSTSW instruction checks for and handles pending unmasked floating-point exceptions before storing the status word; the FNSTSW instruction does not.
The FNSTSW AX form of the instruction is used primarily in conditional branching (for instance, after an FPU comparison instruction or an FPREM, FPREM1, or FXAM instruction), where the direction of the branch depends on the state of the FPU condition code flags. (See the section titled "Branching and Conditional Moves on FPU Condition Codes" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.) This instruction can also be used to invoke exception handlers (by examining the exception flags) in environments that do not use interrupts. When the FNSTSW AX instruction is executed, the AX register is updated before the processor executes any further instructions. The status stored in the AX register is thus guaranteed to be from the completion of the prior FPU instruction.
The assembler issues two instructions for the FSTSW instruction (an FWAIT instruction followed by an FNSTSW instruction), and the processor executes each of these instructions separately. If an exception is generated for either of these instructions, the save EIP points to the instruction that caused the exception.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

When operating a Pentium or Intel486 processor in MS-DOS compatibility mode, it is possible (under unusual circumstances) for an FNSTSW instruction to be interrupted prior to being executed to handle a pending FPU exception. See the section titled "No-Wait FPU Instructions Can Get FPU Interrupt in Window" in Appendix D of the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a description of these circumstances. An FNSTSW instruction cannot be interrupted in this way on a Pentium 4, Intel Xeon, or P6 family processor.

## Operation

DEST $\leftarrow$ FPUStatusWord;

## FPU Flags Affected

The C0, C1, C2, and C3 are undefined.

Floating-Point Exceptions
None.
Protected Mode Exceptions

| \#GP(0) | If the destination is located in a non-writable segment. <br> If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. <br> If the DS, ES, FS, or GS register is used to access memory and it <br> contains a NULL segment selector. |
| :--- | :--- |
| If a memory operand effective address is outside the SS |  |
| \#egment limit. |  |

Real-Address Mode Exceptions

| \#GP | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS | If a memory operand effective address is outside the SS <br> segment limit. <br> \#NM |
| CRO.EM[bit 2] or CRO.TS[bit 3] = 1. |  |

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) If the memory address is in a non-canonical form. <br> \#NM CR0.EM[bit 2] or CRO.TS[bit 3] =1. <br> \#MF If there is a pending x87 FPU exception. <br> \#PF(fault-code) If a page fault occurs. <br> \#AC(0) If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. <br> \#UD If the LOCK prefix is used. |  |

## FSUB/FSUBP/FISUB-Subtract

| Opcode | Instruction | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: |
| D8 /4 | FSUB m32fp | Valid | Valid | Subtract m32fp from ST(0) and store result in ST(0). |
| DC /4 | FSUB m64fp | Valid | Valid | Subtract m64fp from ST(0) and store result in ST(0). |
| D8 E0+i | FSUB ST(0), ST(i) | Valid | Valid | Subtract ST(i) from ST(0) and store result in ST(0). |
| DC E8+i | FSUB ST(i), ST(0) | Valid | Valid | Subtract ST(0) from ST(i) and store result in ST(i). |
| DE E8+i | FSUBP ST(i), ST(0) | Valid | Valid | Subtract ST(0) from ST(i), store result in ST(i), and pop register stack. |
| DE E9 | FSUBP | Valid | Valid | Subtract ST(0) from ST(1), store result in ST(1), and pop register stack. |
| DA /4 | FISUB m32int | Valid | Valid | Subtract m3Zint from ST(0) and store result in ST(0). |
| DE /4 | FISUB m16int | Valid | Valid | Subtract m16int from ST(0) and store result in $\mathrm{ST}(0)$. |

## Description

Subtracts the source operand from the destination operand and stores the difference in the destination location. The destination operand is always an FPU data register; the source operand can be a register or a memory location. Source operands in memory can be in single-precision or double-precision floating-point format or in word or doubleword integer format.

The no-operand version of the instruction subtracts the contents of the $\mathrm{ST}(0)$ register from the ST (1) register and stores the result in $\mathrm{ST}(1)$. The one-operand version subtracts the contents of a memory location (either a floating-point or an integer value) from the contents of the $\mathrm{ST}(0)$ register and stores the result in $\mathrm{ST}(0)$. The two-operand version, subtracts the contents of the $\mathrm{ST}(0)$ register from the $\mathrm{ST}(\mathrm{i})$ register or vice versa.

The FSUBP instructions perform the additional operation of popping the FPU register stack following the subtraction. To pop the register stack, the processor marks the $\mathrm{ST}(0)$ register as empty and increments the stack pointer (TOP) by 1 . The nooperand version of the floating-point subtract instructions always results in the register stack being popped. In some assemblers, the mnemonic for this instruction is FSUB rather than FSUBP.

The FISUB instructions convert an integer source operand to double extended-precision floating-point format before performing the subtraction.

Table 3-48 shows the results obtained when subtracting various classes of numbers from one another, assuming that neither overflow nor underflow occurs. Here, the SRC value is subtracted from the DEST value (DEST - SRC = result).

When the difference between two operands of like sign is 0 , the result is +0 , except for the round toward $-\infty$ mode, in which case the result is -0 . This instruction also guarantees that $+0-(-0)=+0$, and that $-0-(+0)=-0$. When the source operand is an integer 0 , it is treated as a +0 .

When one operand is $\infty$, the result is $\infty$ of the expected sign. If both operands are $\infty$ of the same sign, an invalid-operation exception is generated.

Table 3-48. FSUB/FSUBP/FISUB Results

| DEST | SRC |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | -F or - I | -0 | + 0 | +F or + I | +• | NaN |
|  | - | * | - | - | - | - | - | NaN |
|  | -F | +• | $\pm \mathrm{F}$ or $\pm 0$ | DEST | DEST | -F | -• | NaN |
|  | -0 | +• | -SRC | $\pm 0$ | -0 | - SRC | - | NaN |
|  | + 0 | +• | -SRC | + 0 | $\pm 0$ | - SRC | - | NaN |
|  | +F | +• | + F | DEST | DEST | $\pm$ F or $\pm 0$ | - | NaN |
|  | +• | +• | +• | +• | +• | +• | * | NaN |
|  | NaN | NaN | NaN | NaN | NaN | NaN | NaN | NaN |

## NOTES:

F Means finite floating-point value.
I Means integer.

* Indicates floating-point invalid-arithmetic-operand (\#IA) exception.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

IF Instruction = FISUB
THEN
DEST $\leftarrow$ DEST - ConvertToDoubleExtendedPrecisionFP(SRC);
ELSE (* Source operand is floating-point value *)
DEST $\leftarrow$ DEST - SRC;
FI;

| IF Instruction = FSUBP THEN |  |
| :---: | :---: |
|  |  |
| PopRegisterStack; |  |
| FI; |  |
| FPU Flags Affected |  |
| C1 | Set to 0 if stack underflow occurred. |
|  | Set if result was rounded up; cleared otherwise. |
| C0, C2, C3 | Undefined. |
| Floating-Point Exceptions |  |
| \# IS | Stack underflow occurred. |
| \#IA | Operand is an SNaN value or unsupported format. |
|  | Operands are infinities of like sign. |
| \#D | Source operand is a denormal value. |
| \#U | Result is too small for destination format. |
| \# | Result is too large for destination format. |
| \#P | Value cannot be represented exactly in destination format. |
| Protected Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] = 1 . |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] $=1$. |
| \#UD | If the LOCK prefix is used. |

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] =1. |
| \#MF | If there is a pending x87 FPU exception. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |

## FSUBR/FSUBRP/FISUBR-Reverse Subtract

| Opcode | Instruction | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: |
| D8 /5 | FSUBR m32fp | Valid | Valid | Subtract ST(0) from m32fp and store result in ST(0). |
| DC/5 | FSUBR m64fp | Valid | Valid | Subtract ST(0) from m64fp and store result in ST(0). |
| D8 E8+i | FSUBR ST(0), ST(i) | Valid | Valid | Subtract ST(0) from ST(i) and store result in ST(0). |
| DC EO+i | FSUBR ST(i), ST(0) | Valid | Valid | Subtract ST(i) from ST(0) and store result in ST(i). |
| DE EO+i | FSUBRP ST(i), ST(0) | Valid | Valid | Subtract ST(i) from ST(0), store result in ST(i), and pop register stack. |
| DE E1 | FSUBRP | Valid | Valid | Subtract ST(1) from ST(0), store result in ST(1), and pop register stack. |
| DA /5 | FISUBR m32int | Valid | Valid | Subtract ST(0) from m32int and store result in ST(0). |
| DE /5 | FISUBR m16int | Valid | Valid | Subtract ST(0) from m16int and store result in ST(0). |

## Description

Subtracts the destination operand from the source operand and stores the difference in the destination location. The destination operand is always an FPU register; the source operand can be a register or a memory location. Source operands in memory can be in single-precision or double-precision floating-point format or in word or doubleword integer format.

These instructions perform the reverse operations of the FSUB, FSUBP, and FISUB instructions. They are provided to support more efficient coding.

The no-operand version of the instruction subtracts the contents of the ST(1) register from the $\mathrm{ST}(0)$ register and stores the result in $\mathrm{ST}(1)$. The one-operand version subtracts the contents of the $\mathrm{ST}(0)$ register from the contents of a memory location (either a floating-point or an integer value) and stores the result in ST(0). The twooperand version, subtracts the contents of the $\mathrm{ST}(\mathrm{i})$ register from the $\mathrm{ST}(0)$ register or vice versa.

The FSUBRP instructions perform the additional operation of popping the FPU register stack following the subtraction. To pop the register stack, the processor marks the ST(0) register as empty and increments the stack pointer (TOP) by 1 . The nooperand version of the floating-point reverse subtract instructions always results in
the register stack being popped. In some assemblers, the mnemonic for this instruction is FSUBR rather than FSUBRP.

The FISUBR instructions convert an integer source operand to double extendedprecision floating-point format before performing the subtraction.
The following table shows the results obtained when subtracting various classes of numbers from one another, assuming that neither overflow nor underflow occurs. Here, the DEST value is subtracted from the SRC value (SRC - DEST = result).
When the difference between two operands of like sign is 0 , the result is +0 , except for the round toward $-\infty$ mode, in which case the result is -0 . This instruction also guarantees that $+0-(-0)=+0$, and that $-0-(+0)=-0$. When the source operand is an integer 0 , it is treated as a +0 .

When one operand is $\infty$, the result is $\infty$ of the expected sign. If both operands are $\infty$ of the same sign, an invalid-operation exception is generated.

Table 3-49. FSUBR/FSUBRP/FISUBR Results

| DEST | SRC |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | -F or -I | -0 | +0 | +F or +1 | +• | NaN |
|  | - | * | +• | +• | +• | +• | +• | NaN |
|  | -F | $\bullet \bullet$ | $\pm \mathrm{F}$ or $\pm 0$ | -DEST | -DEST | + F | +• | NaN |
|  | -0 | - | SRC | $\pm 0$ | + 0 | SRC | +• | NaN |
|  | $+0$ | - | SRC | -0 | $\pm 0$ | SRC | +• | NaN |
|  | +F | - | -F | -DEST | -DEST | $\pm \mathrm{F}$ or $\pm 0$ | +• | NaN |
|  | +• | - | - | - | - | - | * | NaN |
|  | NaN | NaN | NaN | NaN | NaN | NaN | NaN | NaN |

NOTES:
F Means finite floating-point value.
I Means integer.

* Indicates floating-point invalid-arithmetic-operand (\#IA) exception.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

IF Instruction = FISUBR
THEN
DEST $\leftarrow$ ConvertToDoubleExtendedPrecisionFP(SRC) - DEST;
ELSE (* Source operand is floating-point value *)
DEST $\leftarrow$ SRC - DEST; FI;

```
IF Instruction = FSUBRP
    THEN
        PopRegisterStack; FI;
FPU Flags Affected
C1 Set to 0 if stack underflow occurred.
    Set if result was rounded up; cleared otherwise.
C0, C2, C3 Undefined.
Floating-Point Exceptions
#IS Stack underflow occurred.
#IA Operand is an SNaN value or unsupported format.
    Operands are infinities of like sign.
#D Source operand is a denormal value.
#U Result is too small for destination format.
#O Result is too large for destination format.
#P Value cannot be represented exactly in destination format.
Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it
contains a NULL segment selector.
#SS(0) If a memory operand effective address is outside the SS
segment limit.
#NM CRO.EM[bit 2] or CR0.TS[bit 3] = 1.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory
    reference is made while the current privilege level is 3.
#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS,
    ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS
    segment limit.
#NM CRO.EM[bit 2] or CRO.TS[bit 3] = 1.
#UD If the LOCK prefix is used.
```

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#NM | CRO.EM[bit 2] or CR0.TS[bit 3] =1. |
| \#MF | If there is a pending x87 FPU exception. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |

## FTST-TEST

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- |
| D9 E4 | FTST | Valid | Valid | Compare ST(0) with 0.0. |

## Description

Compares the value in the $\mathrm{ST}(0)$ register with 0.0 and sets the condition code flags C0, C2, and C3 in the FPU status word according to the results (see table below).

Table 3-50. FTST Results

| Condition | C3 | C2 | C0 |
| :---: | :---: | :---: | :---: |
| $\mathrm{ST}(0)>0.0$ | 0 | 0 | 0 |
| $\mathrm{ST}(0)<0.0$ | 0 | 0 | 1 |
| $\mathrm{ST}(0)=0.0$ | 1 | 0 | 0 |
| Unordered | 1 | 1 | 1 |

This instruction performs an "unordered comparison." An unordered comparison also checks the class of the numbers being compared (see "FXAM-Examine ModR/M" in this chapter). If the value in register $\mathrm{ST}(0)$ is a NaN or is in an undefined format, the condition flags are set to "unordered" and the invalid operation exception is generated.

The sign of zero is ignored, so that ( $-0.0 \leftarrow+0.0$ ).
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

CASE (relation of operands) OF
Not comparable: $\quad \mathrm{C} 3, \mathrm{C} 2, \mathrm{CO} \leftarrow 111$;
$\begin{array}{ll}\mathrm{ST}(0)>0.0: & C 3, C 2, C O \leftarrow 000 ; \\ \mathrm{ST}(0)<0.0: & C 3, C 2, C O \leftarrow 001 ; \\ \mathrm{ST}(0)=0.0: & C 3, C 2, C O \leftarrow 100 ;\end{array}$
ESAC;

FPU Flags Affected
C1
Set to 0 if stack underflow occurred; otherwise, set to 0 .
C0, C2, C3
See Table 3-50.

Floating-Point Exceptions
\#IS Stack underflow occurred.
\#IA The source operand is a NaN value or is in an unsupported format.
\#D The source operand is a denormal value.
Protected Mode Exceptions

| \#NM | CRO.EM[bit 2] or CRO.TS[bit 3] $=1$. |
| :--- | :--- |
| \#MF | If there is a pending $x 87$ FPU exception. |
| \#UD | If the LOCK prefix is used. |

Real-Address Mode Exceptions
Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

## FUCOM/FUCOMP/FUCOMPP—Unordered Compare Floating Point Values

| Opcode | Instruction | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: |
| DD EO+i | FUCOM ST(i) | Valid | Valid | Compare ST(0) with ST(i). |
| DD E1 | FUCOM | Valid | Valid | Compare ST(0) with ST(1). |
| DD E8+i | FUCOMP ST(i) | Valid | Valid | Compare ST(0) with ST(i) and pop register stack. |
| DD E9 | FUCOMP | Valid | Valid | Compare ST(0) with ST(1) and pop register stack. |
| DA E9 | FUCOMPP | Valid | Valid | Compare ST(0) with ST(1) and pop register stack twice. |

## Description

Performs an unordered comparison of the contents of register ST(0) and ST(i) and sets condition code flags C0, C2, and C3 in the FPU status word according to the results (see the table below). If no operand is specified, the contents of registers $\mathrm{ST}(0)$ and $\mathrm{ST}(1)$ are compared. The sign of zero is ignored, so that -0.0 is equal to +0.0 .

Table 3-51. FUCOM/FUCOMP/FUCOMPP Results

| Comparison Results* | C3 | C2 | C0 |
| :---: | :---: | :---: | :---: |
| ST0 $>$ ST(i) | 0 | 0 | 0 |
| ST0 < ST(i) | 0 | 0 | 1 |
| ST0 $=$ ST(i) | 1 | 0 | 0 |
| Unordered | 1 | 1 | 1 |

NOTES:

* Flags not set if unmasked invalid-arithmetic-operand (\#IA) exception is generated.

An unordered comparison checks the class of the numbers being compared (see "FXAM—Examine ModR/M" in this chapter). The FUCOM/FUCOMP/FUCOMPP instructions perform the same operations as the FCOM/FCOMP/FCOMPP instructions. The only difference is that the FUCOM/FUCOMP/FUCOMPP instructions raise the invalid-arithmetic-operand exception (\#IA) only when either or both operands are an SNaN or are in an unsupported format; QNaNs cause the condition code flags to be set to unordered, but do not cause an exception to be generated. The FCOM/FCOMP/FCOMPP instructions raise an invalid-operation exception when either or both of the operands are a NaN value of any kind or are in an unsupported format.
As with the FCOM/FCOMP/FCOMPP instructions, if the operation results in an invalid-arithmetic-operand exception being raised, the condition code flags are set only if the exception is masked.

The FUCOMP instruction pops the register stack following the comparison operation and the FUCOMPP instruction pops the register stack twice following the comparison operation. To pop the register stack, the processor marks the $\mathrm{ST}(0)$ register as empty and increments the stack pointer (TOP) by 1.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

CASE (relation of operands) OF
ST > SRC: $\quad$ C3, C2, CO $\leftarrow 000$;
ST < SRC: $\quad$ C3, C2, CO $\leftarrow 001$;
$S T=$ SRC: $\quad C 3, C 2, C O \leftarrow 100 ;$
ESAC;
IF ST(0) or $\mathrm{SRC}=\mathrm{QNaN}$, but not SNaN or unsupported format THEN
$\mathrm{C} 3, \mathrm{C} 2, \mathrm{CO} \leftarrow 111$;
ELSE (* ST(0) or SRC is SNaN or unsupported format *)
\#IA;
IF FPUControlWord.IM = 1
THEN
C3, C2, CO $\leftarrow 111$;
FI;
FI;
IF Instruction = FUCOMP
THEN
PopRegisterStack;
FI;
IF Instruction = FUCOMPP
THEN
PopRegisterStack;
Fl ;

FPU Flags Affected
C1
C0, C2, C3

Floating-Point Exceptions
\#IS
Stack underflow occurred.
\#IA One or both operands are SNaN values or have unsupported formats. Detection of a QNaN value in and of itself does not raise an invalid-operand exception.
\#D One or both operands are denormal values.

Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## FXAM-Examine ModR/M

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> D9 E5 | FXAM |
| :--- | :--- | :--- | :--- | :--- |

## Description

Examines the contents of the $\mathrm{ST}(0)$ register and sets the condition code flags $\mathrm{C} 0, \mathrm{C} 2$, and C3 in the FPU status word to indicate the class of value or number in the register (see the table below).

Table 3-52. FXAM Results

| Class | C3 | C2 | C0 |
| :--- | :---: | :---: | :---: |
| Unsupported | 0 | 0 | 0 |
| NaN | 0 | 0 | 1 |
| Normal finite number | 0 | 1 | 0 |
| Infinity | 0 | 1 | 1 |
| Zero | 1 | 0 | 0 |
| Empty | 1 | 0 | 1 |
| Denormal number | 1 | 1 | 0 |

The C 1 flag is set to the sign of the value in $\mathrm{ST}(0)$, regardless of whether the register is empty or full.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

$\mathrm{C} 1 \leftarrow$ sign bit of ST; (* 0 for positive, 1 for negative *)
CASE (class of value or number in ST(0)) OF
Unsupported:C3, C2, CO $\leftarrow 000$;
$\mathrm{NaN}: \quad \mathrm{C3}, \mathrm{C} 2, \mathrm{CO} \leftarrow 001$;
Normal: $\quad$ C3, C2, CO $\leftarrow 010$;
Infinity: $\quad$ C3, C2, CO $\leftarrow 011$;
Zero: $\quad \mathrm{C} 3, \mathrm{C} 2, \mathrm{CO} \leftarrow 100$;
Empty: $\quad$ C3, C2, CO $\leftarrow 101$;
Denormal: $\quad C 3, C 2, C O \leftarrow 110$;
ESAC;

FPU Flags Affected
C1 Sign of value in ST(0).
C0, C2, C3 See Table 3-52.

Floating-Point Exceptions
None.

Protected Mode Exceptions
\#NM
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

## FXCH-Exchange Register Contents

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> D9 C8+i | FXCH ST(i) |
| :--- | :--- | :--- | :--- | :--- | | Valid |
| :--- | | Valid |
| :--- | | Exchange the contents of ST(0) and |
| :--- |
| D9 C9 | FXCH $\quad$ Valid $\quad$ Valid $\quad$| ST(i). |
| :--- |
| Exchange the contents of ST(0) and |
| ST(1). |

## Description

Exchanges the contents of registers $\mathrm{ST}(0)$ and $\mathrm{ST}(\mathrm{i})$. If no source operand is specified, the contents of $\mathrm{ST}(0)$ and $\mathrm{ST}(1)$ are exchanged.
This instruction provides a simple means of moving values in the FPU register stack to the top of the stack [ST(0)], so that they can be operated on by those floatingpoint instructions that can only operate on values in ST(0). For example, the following instruction sequence takes the square root of the third register from the top of the register stack:

FXCH ST(3);
FSQRT;
FXCH ST(3);
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

IF (Number-of-operands) is 1
THEN
temp $\leftarrow \mathrm{ST}(0)$;
$\mathrm{ST}(0) \leftarrow \mathrm{SRC}$;
SRC $\leftarrow$ temp;
ELSE
temp $\leftarrow \mathrm{ST}(0)$;
$\mathrm{ST}(0) \leftarrow \mathrm{ST}(1) ;$
$\mathrm{ST}(1) \leftarrow$ temp;
FI;

## FPU Flags Affected

C1
C0, C2, C3

Set to 0 if stack underflow occurred; otherwise, set to 1 .
Undefined.

Floating-Point Exceptions
\#IS Stack underflow occurred.

## Protected Mode Exceptions

\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## FXRSTOR-Restore x87 FPU, MMX , XMM, and MXCSR State

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF AE /1 | FXRSTOR m512byte | A | Valid | Valid | Restore the x87 FPU, MMX, XMM, and MXCSR register state from m512byte. |
| $\begin{aligned} & \text { REX.W+ OF AE } \\ & / 1 \end{aligned}$ | FXRSTOR64 m512byte | A | Valid | N.E. | Restore the x87 FPU, MMX, XMM, and MXCSR register state from m512byte. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM: $/ \mathrm{m}(\mathrm{r})$ | NA | NA | NA |

## Description

Reloads the $x 87$ FPU, MMX technology, XMM, and MXCSR registers from the 512-byte memory image specified in the source operand. This data should have been written to memory previously using the FXSAVE instruction, and in the same format as required by the operating modes. The first byte of the data should be located on a 16-byte boundary. There are three distinct layouts of the FXSAVE state map: one for legacy and compatibility mode, a second format for 64-bit mode FXSAVE/FXRSTOR with REX. W=0, and the third format is for 64-bit mode with FXSAVE64/FXRSTOR64. Table 3-53 shows the layout of the legacy/compatibility mode state information in memory and describes the fields in the memory image for the FXRSTOR and FXSAVE instructions. Table 3-56 shows the layout of the 64-bit mode state information when REX.W is set (FXSAVE64/FXRSTOR64). Table 3-57 shows the layout of the 64-bit mode state information when REX.W is clear (FXSAVE/FXRSTOR).
The state image referenced with an FXRSTOR instruction must have been saved using an FXSAVE instruction or be in the same format as required by Table 3-53, Table 3-56, or Table 3-57. Referencing a state image saved with an FSAVE, FNSAVE instruction or incompatible field layout will result in an incorrect state restoration.

The FXRSTOR instruction does not flush pending x87 FPU exceptions. To check and raise exceptions when loading x87 FPU state information with the FXRSTOR instruction, use an FWAIT instruction after the FXRSTOR instruction.
If the OSFXSR bit in control register CR4 is not set, the FXRSTOR instruction may not restore the states of the XMM and MXCSR registers. This behavior is implementation dependent.

If the MXCSR state contains an unmasked exception with a corresponding status flag also set, loading the register with the FXRSTOR instruction will not result in a SIMD floating-point error condition being generated. Only the next occurrence of this unmasked exception will result in the exception being generated.

Bits 16 through 32 of the MXCSR register are defined as reserved and should be set to 0 . Attempting to write a 1 in any of these bits from the saved state image will result in a general protection exception (\#GP) being generated.

Bytes 464:511 of an FXSAVE image are available for software use. FXRSTOR ignores the content of bytes 464:511 in an FXSAVE state image.

## Operation

(x87 FPU, MMX, XMM7-XMMO, MXCSR) $\leftarrow \operatorname{Load}(S R C) ;$

## x87 FPU and SIMD Floating-Point Exceptions

None.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments. |
|  | If a memory operand is not aligned on a 16-byte boundary, regardless of segment. (See alignment check exception [\#AC] below.) |
|  | For an attempt to set reserved bits in MXCSR. |
| \#SS(0) | For an illegal address in the SS segment. |
| \#PF(fault-code) | For a page fault. |
| \#NM | If CRO.TS[bit 3] $=1$. |
|  | If CRO.EM[bit 2] $=1$. |
| \#UD | If CPUID.01H:EDX.FXSR[bit 24] $=0$. |
|  | If instruction is preceded by a LOCK prefix. |
| \#AC | If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16 byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments). |
| \#UD | If the LOCK prefix is used. |

Real-Address Mode Exceptions

| \#GP | If a memory operand is not aligned on a 16-byte boundary, regardless of segment. |
| :---: | :---: |
|  | If any part of the operand lies outside the effective address space from 0 to FFFFH. |
|  | For an attempt to set reserved bits in MXCSR. |
| \#NM | If CRO.TS[bit 3] $=1$. |
|  | If CRO.EM[bit 2] $=1$. |
| \#UD | If CPUID.01H:EDX.FXSR[bit 24] $=0$. |
|  | If the LOCK prefix is used. |

## Virtual-8086 Mode Exceptions

Same exceptions as in real address mode.
\#PF(fault-code) For a page fault.
\#AC For unaligned memory reference.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| :---: | :---: |
| \#GP(0) | If the memory address is in a non-canonical form. |
|  | If memory operand is not aligned on a 16-byte boundary, regardless of segment. |
|  | For an attempt to set reserved bits in MXCSR. |
| \#PF(fault-code) | For a page fault. |
| \#NM | If CRO.TS[bit 3] $=1$. |
|  | If CRO.EM[bit 2] $=1$. |
| \#UD | If CPUID. 01 H : EDX.FXSR[bit 24] $=0$. |
|  | If instruction is preceded by a LOCK prefix. |
| \#AC | If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a |
|  | 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC |
|  | is not guaranteed and may vary with implementation, as |
|  | follows. In all implementations where \#AC is not signaled, a |
|  | general protection exception is signaled in its place. In addition, |
|  | the width of the alignment check may also vary with implemen |

tation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16 -byte misalignments).

## FXSAVE-Save x87 FPU, MMX Technology, and SSE State

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description <br> OF AE /O |
| :--- | :--- | :--- | :--- | :--- | :--- |
| FXSAVE <br> m512byte | A | Valid | Valid | Save the x87 FPU, MMX, <br> XMM, and MXCSR register <br> REX.W+ OF AE <br> STate to m512byte. |  |
| FXSAVE64 |  |  |  |  |  |
| m512byte |  |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM: $/ \mathrm{m}(\mathrm{w})$ | NA | NA | NA |

## Description

Saves the current state of the $x 87$ FPU, MMX technology, XMM, and MXCSR registers to a 512-byte memory location specified in the destination operand. The content layout of the 512 byte region depends on whether the processor is operating in non64 -bit operating modes or 64-bit sub-mode of IA-32e mode.

Bytes 464:511 are available to software use. The processor does not write to bytes 464:511 of an FXSAVE area.

The operation of FXSAVE in non-64-bit modes is described first.

## Non-64-Bit Mode Operation

Table 3-53 shows the layout of the state information in memory when the processor is operating in legacy modes.

Table 3-53. Non-64-bit-Mode Layout of FXSAVE and FXRSTOR Memory Region

| 1514 | 1312 | 1110 | 9 | 8 | 76 | 5 | 4 | 32 | 10 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rsrvd | CS | FPU IP |  |  | FOP | Rs rvd | FTW | FSW | FCW | 0 |
| MXCSR_MASK |  | MXCSR |  |  | Rsrvd |  | S |  |  | 16 |
| Reserved |  |  | ST0/MM0 |  |  |  |  |  |  | 32 |
| Reserved |  |  | ST1/MM1 |  |  |  |  |  |  | 48 |
| Reserved |  |  | ST2/MM2 |  |  |  |  |  |  | 64 |
| Reserved |  |  | ST3/MM3 |  |  |  |  |  |  | 80 |
| Reserved |  |  | ST4/MM4 |  |  |  |  |  |  | 96 |

Table 3-53. Non-64-bit-Mode Layout of FXSAVE and FXRSTOR Memory Region (Contd.)

| 1514 | $13 \quad 12$ | 1110 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved |  |  | ST5/MM5 |  |  |  |  |  |  |  |  |  | 112 |
| Reserved |  |  | ST6/MM6 |  |  |  |  |  |  |  |  |  | 128 |
| Reserved |  |  | ST7/MM7 |  |  |  |  |  |  |  |  |  | 144 |
| XMM0 |  |  |  |  |  |  |  |  |  |  |  |  | 160 |
| XMM1 |  |  |  |  |  |  |  |  |  |  |  |  | 176 |
| XMM2 |  |  |  |  |  |  |  |  |  |  |  |  | 192 |
| XMM3 |  |  |  |  |  |  |  |  |  |  |  |  | 208 |
| XMM4 |  |  |  |  |  |  |  |  |  |  |  |  | 224 |
| XMM5 |  |  |  |  |  |  |  |  |  |  |  |  | 240 |
| XMM6 |  |  |  |  |  |  |  |  |  |  |  |  | 256 |
| XMM7 |  |  |  |  |  |  |  |  |  |  |  |  | 272 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  | 288 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  | 304 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  | 320 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  | 336 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  | 352 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  | 368 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  | 384 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  | 400 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  | 416 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  | 432 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  | 448 |
| Available |  |  |  |  |  |  |  |  |  |  |  |  | 464 |
| Available |  |  |  |  |  |  |  |  |  |  |  |  | 480 |
| Available |  |  |  |  |  |  |  |  |  |  |  |  | 496 |

The destination operand contains the first byte of the memory image, and it must be aligned on a 16-byte boundary. A misaligned destination operand will result in a general-protection (\#GP) exception being generated (or in some cases, an alignment check exception [\#AC]).

The FXSAVE instruction is used when an operating system needs to perform a context switch or when an exception handler needs to save and examine the current state of the x87 FPU, MMX technology, and/or XMM and MXCSR registers.
The fields in Table 3-53 are defined in Table 3-54.

Table 3-54. Field Definitions

| Field | Definition |
| :---: | :---: |
| FCW | x87 FPU Control Word (16 bits). See Figure 8-6 in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for the layout of the x87 FPU control word. |
| FSW | x87 FPU Status Word (16 bits). See Figure 8-4 in the Intel ${ }^{\bullet} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for the layout of the $x 87$ FPU status word. |
| Abridged FTW | x87 FPU Tag Word (8 bits). The tag information saved here is abridged, as described in the following paragraphs. |
| FOP | x87 FPU Opcode (16 bits). The lower 11 bits of this field contain the opcode, upper 5 bits are reserved. See Figure 8-8 in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for the layout of the $x 87$ FPU opcode field. |
| FPU IP | x87 FPU Instruction Pointer Offset (32 bits). The contents of this field differ depending on the current addressing mode (32-bit or 16-bit) of the processor when the FXSAVE instruction was executed: <br> 32-bit mode - 32-bit IP offset. <br> 16-bit mode - low 16 bits are IP offset; high 16 bits are reserved. <br> See "x87 FPU Instruction and Operand (Data) Pointers" in Chapter 8 of the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for a description of the x87 FPU instruction pointer. |
| CS | x87 FPU Instruction Pointer Selector (16 bits). |
| FPU DP | x87 FPU Instruction Operand (Data) Pointer Offset (32 bits). The contents of this field differ depending on the current addressing mode (32-bit or 16bit) of the processor when the FXSAVE instruction was executed: <br> 32-bit mode - 32-bit DP offset. <br> 16-bit mode - low 16 bits are DP offset; high 16 bits are reserved. <br> See "x87 FPU Instruction and Operand (Data) Pointers" in Chapter 8 of the Intel ${ }^{\bullet} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for a description of the x87 FPU operand pointer. |
| DS | x87 FPU Instruction Operand (Data) Pointer Selector (16 bits). |

Table 3-54. Field Definitions (Contd.)

| Field | Definition |
| :--- | :--- |
| MXCSR | MXCSR Register State (32 bits). See Figure 10-3 in the Intel ${ }^{\circ}$ 64 and IA-32 <br> Architectures Software Developer's Manual, Volume 1, for the layout of <br> the MXCSR register. If the OSFXSR bit in control register CR4 is not set, the <br> FXSAVE instruction may not save this register. This behavior is <br> implementation dependent. |
| MXCSR_ <br> MASK | MXCSR_MASK (32 bits). This mask can be used to adjust values written to <br> the MXCSR register, ensuring that reserved bits are set to 0. Set the mask <br> bits and flags in MXCSR to the mode of operation desired for SSE and SSE2 |
| SIMD floating-point instructions. See "Guidelines for Writing to the MXCSR |  |
| Register" in Chapter 11 of the Intel 64 and IA-32 Architectures Software |  |
| Developer's Manual, Volume 1, for instructions for how to determine and |  |
| use the MXCSR_MASK value. |  |

The FXSAVE instruction saves an abridged version of the $x 87$ FPU tag word in the FTW field (unlike the FSAVE instruction, which saves the complete tag word). The tag information is saved in physical register order (R0 through R7), rather than in top-ofstack (TOS) order. With the FXSAVE instruction, however, only a single bit (1 for valid or 0 for empty) is saved for each tag. For example, assume that the tag word is currently set as follows:

$$
\begin{array}{llllllll}
\text { R7 } & \text { R6 } & \text { R5 } & \text { R4 } & \text { R3 } & \text { R2 } & \text { R1 } & \text { R0 } \\
11 & x x & x x & x x & 11 & 11 & 11 & 11
\end{array}
$$

Here, 11B indicates empty stack elements and " $x x^{\prime \prime}$ indicates valid (00B), zero (01B), or special (10B).

For this example, the FXSAVE instruction saves only the following 8 bits of information:

| R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

Here, a 1 is saved for any valid, zero, or special tag, and a 0 is saved for any empty tag.

The operation of the FXSAVE instruction differs from that of the FSAVE instruction, the as follows:

- FXSAVE instruction does not check for pending unmasked floating-point exceptions. (The FXSAVE operation in this regard is similar to the operation of the FNSAVE instruction).
- After the FXSAVE instruction has saved the state of the x 87 FPU, MMX technology, XMM, and MXCSR registers, the processor retains the contents of the registers. Because of this behavior, the FXSAVE instruction cannot be used by an application program to pass a "clean" x87 FPU state to a procedure, since it retains the current state. To clean the $x 87$ FPU state, an application must explicitly execute an FINIT instruction after an FXSAVE instruction to reinitialize the $x 87$ FPU state.
- The format of the memory image saved with the FXSAVE instruction is the same regardless of the current addressing mode (32-bit or 16-bit) and operating mode (protected, real address, or system management). This behavior differs from the FSAVE instructions, where the memory image format is different depending on the addressing mode and operating mode. Because of the different image formats, the memory image saved with the FXSAVE instruction cannot be restored correctly with the FRSTOR instruction, and likewise the state saved with the FSAVE instruction cannot be restored correctly with the FXRSTOR instruction.
The FSAVE format for FTW can be recreated from the FTW valid bits and the stored 80-bit FP data (assuming the stored data was not the contents of MMX technology registers) using Table 3-55.

Table 3-55. Recreating FSAVE Format

| Exponent <br> all 1's | Exponent <br> all 0's | Fraction <br> all 0's | J and M <br> bits | FTW valid <br> bit | x87 fTW |  |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| 0 | 0 | 0 | $0 x$ | 1 | Special | 10 |
| 0 | 0 | 0 | $1 x$ | 1 | Valid | 00 |
| 0 | 0 | 1 | 00 | 1 | Special | 10 |
| 0 | 0 | 1 | 10 | 1 | Valid | 00 |
| 0 | 1 | 0 | $0 x$ | 1 | Special | 10 |
| 0 | 1 | 0 | $1 x$ | 1 | Special | 10 |
| 0 | 1 | 1 | 00 | 1 | Zero | 01 |
| 0 | 1 | 1 | 10 | 1 | Special | 10 |
| 1 | 0 | 0 | $1 x$ | 1 | Special | 10 |
| 1 | 0 | 0 | $1 x$ | 1 | Special | 10 |

Table 3-55. Recreating FSAVE Format (Contd.)

| Exponent <br> all 1's | Exponent <br> all 0's | Fraction <br> all 0's | J and M <br> bits | FTW valid <br> bit | x87 FTW |  |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| 1 | 0 | 1 | 00 | 1 | Special | 10 |
| 1 | 0 | 1 | 10 | 1 | Special | 10 |
| For all legal combinations above. |  |  |  |  |  |  |

The J-bit is defined to be the 1-bit binary integer to the left of the decimal place in the significand. The M-bit is defined to be the most significant bit of the fractional portion of the significand (i.e., the bit immediately to the right of the decimal place).
When the $M$-bit is the most significant bit of the fractional portion of the significand, it must be 0 if the fraction is all 0 's.

## IA-32e Mode Operation

In compatibility sub-mode of IA-32e mode, legacy SSE registers, XMM0 through XMM7, are saved according to the legacy FXSAVE map. In 64-bit mode, all of the SSE registers, XMM0 through XMM15, are saved. Additionally, there are two different layouts of the FXSAVE map in 64-bit mode, corresponding to FXSAVE64 (which requires REX.W=1) and FXSAVE (REX.W=0). In the FXSAVE64 map (Table 3-56), the FPU IP and FPU DP pointers are 64-bit wide. In the FXSAVE map for 64-bit mode (Table 3-57), the FPU IP and FPU DP pointers are 32-bits.

Table 3-56. Layout of the 64-bit-mode FXSAVE64 Map (requires REX.W = 1)


Table 3-56. Layout of the 64-bit-mode FXSAVE64 Map (requires REX.W = 1) (Contd.)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XMM2 192 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XMM3 208 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XMM4 224 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XMM5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 240 |
| XMM6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 256 |
| XMM7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 272 |
| XMM8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 288 |
| XMM9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 304 |
| XMM10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 320 |
| XMM11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 336 |
| XMM12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 352 |
| XMM13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 368 |
| XMM14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 384 |
| XMM15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 400 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 416 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 432 |
| Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 448 |
| Available |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 464 |
| Available |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 480 |
| Available |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 496 |

Table 3-57. Layout of the 64-bit-mode FXSAVE Map (REX.W = 0)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 3-57. Layout of the 64-bit-mode FXSAVE Map (REX.W = 0) (Contd.) (Contd.)


## Operation

```
IF 64-Bit Mode THEN
IF REX.W = 1
THEN
```

```
DEST \(\leftarrow\) Save64BitPromotedFxsave(x87 FPU, MMX, XMM7-XMMO, MXCSR); ELSE
DEST \(\leftarrow\) Save64BitDefaultFxsave(x87 FPU, MMX, XMM7-XMMO, MXCSR);
```

Fl ;
ELSE
DEST $\leftarrow$ SaveLegacyFxsave(x87 FPU, MMX, XMM7-XMMO, MXCSR);
Fl ;

Protected Mode Exceptions
\#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.

If a memory operand is not aligned on a 16-byte boundary, regardless of segment. (See the description of the alignment check exception [\#AC] below.)
\#SS(0) For an illegal address in the SS segment.
\#PF(fault-code) For a page fault.
\#NM If CRO.TS[bit 3] = 1 .
If CRO.EM[bit 2] $=1$.
\#UD If CPUID.01H:EDX.FXSR[bit 24] $=0$.
\#UD If the LOCK prefix is used.
\#AC If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16 -byte misalignments).

Real-Address Mode Exceptions
\#GP If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
\#NM If CRO.TS[bit 3] = 1 .
If CRO.EM[bit 2] $=1$.
\#UD
If CPUID.01H:EDX.FXSR[bit 24] $=0$.
If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

Same exceptions as in real address mode.
\#PF(fault-code) For a page fault.
\#AC For unaligned memory reference.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| :---: | :---: |
| \#GP(0) | If the memory address is in a non-canonical form. |
|  | If memory operand is not aligned on a 16-byte boundary, regardless of segment. |
| \#PF(fault-code) | For a page fault. |
| \#NM | If CRO.TS[bit 3] $=1$. |
|  | If CRO.EM[bit 2] $=1$. |
| \#UD | If CPUID.01H:EDX.FXSR[bit 24] $=0$. |
|  | If the LOCK prefix is used. |
| \#AC | If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments). |

## Implementation Note

The order in which the processor signals general-protection (\#GP) and page-fault (\#PF) exceptions when they both occur on an instruction boundary is given in Table 5-2 in the InteI ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume $3 B$. This order vary for FXSAVE for different processor implementations.

## FXTRACT—Extract Exponent and Significand

| Opcode | Instruction | 64-Bit <br> Mode <br> Valid | Compat/ <br> Leg Mode <br> Valid | Description <br> Separate value in ST(0) into exponent and <br> significand, store exponent in ST(0), and <br> push the significand onto the register <br> stack. |
| :--- | :--- | :--- | :--- | :--- |

## Description

Separates the source value in the $\mathrm{ST}(0)$ register into its exponent and significand, stores the exponent in $\mathrm{ST}(0)$, and pushes the significand onto the register stack. Following this operation, the new top-of-stack register ST(0) contains the value of the original significand expressed as a floating-point value. The sign and significand of this value are the same as those found in the source operand, and the exponent is 3FFFH (biased value for a true exponent of zero). The ST(1) register contains the value of the original operand's true (unbiased) exponent expressed as a floatingpoint value. (The operation performed by this instruction is a superset of the IEEErecommended $\operatorname{logb}(x)$ function.)

This instruction and the F2XM1 instruction are useful for performing power and range scaling operations. The FXTRACT instruction is also useful for converting numbers in double extended-precision floating-point format to decimal representations (e.g., for printing or displaying).
If the floating-point zero-divide exception (\#Z) is masked and the source operand is zero, an exponent value of $-\infty$ is stored in register $\mathrm{ST}(1)$ and 0 with the sign of the source operand is stored in register ST(0).
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

TEMP $\leftarrow$ Significand(ST(0));
ST(0) $\leftarrow$ Exponent(ST(0));
TOP $\leftarrow$ TOP -1 ;
$\mathrm{ST}(0) \leftarrow \mathrm{TEMP} ;$
FPU Flags Affected
C1 Set to 0 if stack underflow occurred; set to 1 if stack overflow occurred.
C0, C2, C3 Undefined.

## Floating-Point Exceptions

\#IS Stack underflow or overflow occurred.
\#IA Source operand is an SNaN value or unsupported format.
\#Z
ST(0) operand is $\pm 0$.
\#D Source operand is a denormal value.

Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] = 1 .
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

FYL2X-Compute $y * \log _{2} x$

| Opcode | Instruction | 64-Bit <br> Mode <br> Valid | Compat/ <br> Leg Mode <br> Valid | Description <br> Replace $S T(1)$ with $\left(S T(1) * \log _{2} S T(0)\right)$ <br> and pop the register stack. |
| :--- | :--- | :--- | :--- | :--- |

## Description

Computes (ST(1) * $\left.\log _{2}(\mathrm{ST}(0))\right)$, stores the result in resister $\mathrm{ST}(1)$, and pops the FPU register stack. The source operand in ST(0) must be a non-zero positive number.
The following table shows the results obtained when taking the log of various classes of numbers, assuming that neither overflow nor underflow occurs.

Table 3-58. FYL2X Results

| ST(1) | ST(0) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | -F | $\pm 0$ | $+0<+$ F $<+1$ | + 1 | $\begin{gathered} +F_{>}>+ \\ 1 \end{gathered}$ | +• | NaN |
|  | - | * | * | +• | +• | * | - | - | NaN |
|  | -F | * | * | ** | +F | -0 | -F | - | NaN |
|  | -0 | * | * | * | + 0 | -0 | -0 | * | NaN |
|  | +0 | * | * | * | -0 | +0 | + 0 | * | NaN |
|  | +F | * | * | ** | -F | + 0 | + F | +• | NaN |
|  | +• | * | * | - | - | * | +• | +• | NaN |
|  | NaN | NaN | NaN | NaN | NaN | NaN | NaN | NaN | NaN |

## NOTES:

F Means finite floating-point value.

* Indicates floating-point invalid-operation (\#IA) exception.
** Indicates floating-point zero-divide (\#Z) exception.

If the divide-by-zero exception is masked and register $\mathrm{ST}(0)$ contains $\pm 0$, the instruction returns $\infty$ with a sign that is the opposite of the sign of the source operand in register ST(1).
The FYL2X instruction is designed with a built-in multiplication to optimize the calculation of logarithms with an arbitrary positive base (b):

$$
\log _{b} x \leftarrow\left(\log _{2} b\right)^{-1} * \log _{2} x
$$

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

```
ST(1)\leftarrow ST(1) * 眳2ST(0);
```

PopRegisterStack;

## FPU Flags Affected

| C1 | Set to 0 if stack underflow occurred. |
| :--- | :--- |
| Co, C2, C3 | Set if result was rounded up; cleared otherwise. |
| Undefined. |  |

## Floating-Point Exceptions

\#IS Stack underflow occurred.
\#IA Either operand is an SNaN or unsupported format.
Source operand in register ST(0) is a negative finite value (not-0).
\#Z Source operand in register ST(0) is $\pm 0$.
\#D Source operand is a denormal value.
\#U Result is too small for destination format.
\#O Result is too large for destination format.
\#P Value cannot be represented exactly in destination format.
Protected Mode Exceptions
\#NM
CRO.EM[bit 2] or CRO.TS[bit 3] = 1.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

FYL2XP1-Compute $y * \log _{2}(x+1)$

| Opcode | Instruction | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> Valid | Description |
| :--- | :--- | :--- | :--- | :--- |
| D9 F9 | FYL2XP1 | Valid | Replace $S T(1)$ with $S T(1) * \log _{2}(S T(0)+$ |  |
|  |  |  |  | $1.0)$ and pop the register stack. |

## Description

Computes (ST(1) * $\log _{2}(\mathrm{ST}(0)+1.0)$ ), stores the result in register $\mathrm{ST}(1)$, and pops the FPU register stack. The source operand in $\mathrm{ST}(0)$ must be in the range:

$$
-(1-\sqrt{2} / 2)) \operatorname{to}(1-\sqrt{2} / 2)
$$

The source operand in $\mathrm{ST}(1)$ can range from $-\infty$ to $+\infty$. If the $\mathrm{ST}(0)$ operand is outside of its acceptable range, the result is undefined and software should not rely on an exception being generated. Under some circumstances exceptions may be generated when $\mathrm{ST}(0)$ is out of range, but this behavior is implementation specific and not guaranteed.
The following table shows the results obtained when taking the log epsilon of various classes of numbers, assuming that underflow does not occur.

Table 3-59. FYL2XP1 Results

| ST(0) |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $-(1-(\sqrt{2} / 2))$ to -0 | -0 | +0 | +0 to $+(1-(\sqrt{2} / 2))$ | NaN |
|  | $-\bullet$ | $+\bullet$ | $*$ | $*$ | $-\bullet$ | NaN |  |  |  |  |  |  |
|  | -F | +F | +0 | -0 | -F | NaN |  |  |  |  |  |  |
|  | -0 | +0 | +0 | -0 | -0 | NaN |  |  |  |  |  |  |
|  | +0 | -0 | -0 | +0 | +0 | NaN |  |  |  |  |  |  |
|  | +F | -F | -0 | +0 | +F | NaN |  |  |  |  |  |  |
|  | $+\bullet$ | $-\bullet$ | $*$ | $+\bullet$ | NaN | NaN |  |  |  |  |  |  |

NOTES:
F Means finite floating-point value.

* Indicates floating-point invalid-operation (\#IA) exception.

This instruction provides optimal accuracy for values of epsilon [the value in register $\mathrm{ST}(0)$ ] that are close to 0 . For small epsilon ( $\varepsilon$ ) values, more significant digits can be retained by using the FYL2XP1 instruction than by using ( $\varepsilon+1$ ) as an argument to the FYL2X instruction. The ( $\varepsilon+1$ ) expression is commonly found in compound interest and annuity calculations. The result can be simply converted into a value in another logarithm base by including a scale factor in the ST(1) source operand. The following
equation is used to calculate the scale factor for a particular logarithm base, where $n$ is the logarithm base desired for the result of the FYL2XP1 instruction:
scale factor $\leftarrow \log _{n} 2$
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

$\mathrm{ST}(1) \leftarrow \mathrm{ST}(1) * \log _{2}(\mathrm{ST}(0)+1.0) ;$
PopRegisterStack;

## FPU Flags Affected

C1
Set to 0 if stack underflow occurred.
Set if result was rounded up; cleared otherwise.
C0, C2, C3 Undefined.

```
Floating-Point Exceptions
#IS Stack underflow occurred.
#IA Either operand is an SNaN value or unsupported format.
#D Source operand is a denormal value.
#U Result is too small for destination format.
#O Result is too large for destination format.
#P Value cannot be represented exactly in destination format.
```

Protected Mode Exceptions
\#NM CRO.EM[bit 2] or CRO.TS[bit 3] $=1$.
\#MF If there is a pending x87 FPU exception.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## HADDPD-Packed Double-fP Horizontal Add

| Opcode/ <br> Instruction | Op/ <br> En | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| 66 OF 7C /r |  |  |  |  |
| HADDPD xmm1, xmm2/m128 | A | V/V | SSE3 | Horizontal add packed <br> double-precision floating- <br> point values from <br> xmm2/m128 to xmm1. |
| VEX.NDS.128.66.0F.WIG 7C /r <br> VHADDPD xmm1,xmm2, <br> xmm3/m128 | B | V/V | AVX | Horizontal add packed <br> double-precision floating- <br> point values from xmm2 and <br> xmm3/mem. |
| VEX.NDS.256.66.0F.WIG 7C /r <br> VHADDPD ymm1, ymm2, <br> ymm3/m256 | B | V/V | AVX | Horizontal add packed <br> double-precision floating- <br> point values from ymm2 and <br> ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Adds the double-precision floating-point values in the high and low quadwords of the destination operand and stores the result in the low quadword of the destination operand.
Adds the double-precision floating-point values in the high and low quadwords of the source operand and stores the result in the high quadword of the destination operand.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
See Figure 3-15 for HADDPD; see Figure 3-16 for VHADDPD.


OM15993

Figure 3-15. HADDPD—Packed Double-FP Horizontal Add


Figure 3-16. VHADDPD operation

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

HADDPD (128-bit Legacy SSE version)
DEST[63:0] $\leftarrow$ SRC1[127:64] + SRC1[63:0]
DEST[127:64] $\leftarrow$ SRC2[127:64] + SRC2[63:0]
DEST[VLMAX-1:128] (Unmodified)

## VHADDPD (VEX. 128 encoded version)

DEST[63:0] $\leftarrow$ SRC1[127:64] + SRC1[63:0]
DEST[127:64] $\leftarrow$ SRC2[127:64] + SRC2[63:0]
DEST[VLMAX-1:128] $\leftarrow 0$
VHADDPD (VEX. 256 encoded version)
DEST[63:0] \& SRC1[127:64] + SRC1[63:0]
DEST[127:64] $\leftarrow$ SRC2[127:64] + SRC2[63:0]
DEST[191:128] $\leftarrow$ SRC1[255:192] + SRC1[191:128]
DEST[255:192] \& SRC2[255:192] + SRC2[191:128]

Intel C/C++ Compiler Intrinsic Equivalent
VHADDPD __m256d _mm256_hadd_pd (__m256d a, __m256d b);
HADDPD __m128d _mm_hadd_pd (__m128d a, __m128d b);

## Exceptions

When the source operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

Numeric Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 2.

## HADDPS—Packed Single-FP Horizontal Add

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF 7C/r <br> HADDPS xmm1, xmm2/m128 | A | V/V | SSE3 | Horizontal add packed single-precision floatingpoint values from xmm2/m128 to xmm1. |
| VEX.NDS.128.F2.0F.WIG 7C /г VHADDPS xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Horizontal add packed single-precision floatingpoint values from $x m m 2$ and xmm3/mem. |
| VEX.NDS.256.F2.0F.WIG 7C / VHADDPS ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Horizontal add packed single-precision floatingpoint values from ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Adds the single-precision floating-point values in the first and second dwords of the destination operand and stores the result in the first dword of the destination operand.
Adds single-precision floating-point values in the third and fourth dword of the destination operand and stores the result in the second dword of the destination operand.

Adds single-precision floating-point values in the first and second dword of the source operand and stores the result in the third dword of the destination operand.
Adds single-precision floating-point values in the third and fourth dword of the source operand and stores the result in the fourth dword of the destination operand.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

See Figure 3-17 for HADDPS; see Figure 3-18 for VHADDPS.


OM15994
Figure 3-17. HADDPS-Packed Single-FP Horizontal Add


Figure 3-18. VHADDPS operation

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
HADDPS (128-bit Legacy SSE version)
DEST[31:0] < SRC1[63:32] + SRC1[31:0]
DEST[63:32] < SRC1[127:96] + SRC1[95:64]
DEST[95:64] < SRC2[63:32] + SRC2[31:0]
DEST[127:96] < SRC2[127:96] + SRC2[95:64]
DEST[VLMAX-1:128] (Unmodified)
```

VHADDPS (VEX. 128 encoded version)
DEST[31:0] $\leftarrow$ SRC1[63:32] + SRC1[31:0]
DEST[63:32] \& SRC1[127:96] + SRC1[95:64]
DEST[95:64] $\leftarrow$ SRC2[63:32] + SRC2[31:0]
DEST[127:96] $\leqslant$ SRC2[127:96] + SRC2[95:64]
DEST[VLMAX-1:128] $\leftarrow 0$

## VHADDPS (VEX. 256 encoded version)

DEST[31:0] $\leftarrow$ SRC1[63:32] + SRC1[31:0]
DEST[63:32] ↔ SRC1[127:96] + SRC1[95:64]
DEST[95:64] < SRC2[63:32] + SRC2[31:0]
DEST[127:96] $\leftarrow$ SRC2[127:96] + SRC2[95:64]
DEST[159:128] \& SRC1[191:160] + SRC1[159:128]
DEST[191:160] \& SRC1[255:224] + SRC1[223:192]
DEST[223:192] $\leftarrow$ SRC2[191:160] + SRC2[159:128]
DEST[255:224] \& SRC2[255:224] + SRC2[223:192]

Intel C/C++ Compiler Intrinsic Equivalent
HADDPS __m128 _mm_hadd_ps (__m128 a, __m128 b);
VHADDPS __m256 _mm256_hadd_ps (__m256 a, __m256 b);

## Exceptions

When the source operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

Numeric Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 2.

## HLT-Halt

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F4 | HLT | A | Valid | Valid | Halt |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Stops instruction execution and places the processor in a HALT state. An enabled interrupt (including NMI and SMI), a debug exception, the BINIT\# signal, the INIT\# signal, or the RESET\# signal will resume execution. If an interrupt (including NMI) is used to resume execution after a HLT instruction, the saved instruction pointer (CS:EIP) points to the instruction following the HLT instruction.

When a HLT instruction is executed on an Intel 64 or IA-32 processor supporting Intel Hyper-Threading Technology, only the logical processor that executes the instruction is halted. The other logical processors in the physical processor remain active, unless they are each individually halted by executing a HLT instruction.

The HLT instruction is a privileged instruction. When the processor is running in protected or virtual-8086 mode, the privilege level of a program or procedure must be 0 to execute the HLT instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

Enter Halt state;

## Flags Affected

None.

## Protected Mode Exceptions

\#GP(0) If the current privilege level is not 0 .
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

None.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

## HSUBPD—Packed Double-FP Horizontal Subtract

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 7D /r <br> HSUBPD xmm1, xmm2/m128 | A | V/V | SSE3 | Horizontal subtract packed double-precision floatingpoint values from xmm2/m128 to xmm1. |
| VEX.NDS.128.66.0F.WIG 7D /г VHSUBPD xmm1,xmm2, xmm3/m128 | B | V/V | AVX | Horizontal subtract packed double-precision floatingpoint values from $x m m 2$ and xmm3/mem. |
| VEX.NDS.256.66.0F.WIG 7D /r VHSUBPD ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Horizontal subtract packed double-precision floatingpoint values from ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

The HSUBPD instruction subtracts horizontally the packed DP FP numbers of both operands.
Subtracts the double-precision floating-point value in the high quadword of the destination operand from the low quadword of the destination operand and stores the result in the low quadword of the destination operand.
Subtracts the double-precision floating-point value in the high quadword of the source operand from the low quadword of the source operand and stores the result in the high quadword of the destination operand.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

See Figure 3-19 for HSUBPD; see Figure 3-20 for VHSUBPD.


OM15995

Figure 3-19. HSUBPD—Packed Double-FP Horizontal Subtract


Figure 3-20. VHSUBPD operation

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

HSUBPD (128-bit Legacy SSE version)
DEST[63:0] $\leftarrow$ SRC1[63:0] - SRC1[127:64]
DEST[127:64] $\leftarrow$ SRC2[63:0] - SRC2[127:64]
DEST[VLMAX-1:128] (Unmodified)

## VHSUBPD (VEX. 128 encoded version)

DEST[63:0] $\leftarrow$ SRC1[63:0] - SRC1[127:64]
DEST[127:64] < SRC2[63:0] - SRC2[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
VHSUBPD (VEX. 256 encoded version)
DEST[63:0] $\leftarrow$ SRC1[63:0] - SRC1[127:64]
DEST[127:64] < SRC2[63:0] - SRC2[127:64]
DEST[191:128] $\leftarrow$ SRC1[191:128] - SRC1[255:192]
DEST[255:192] $\leftarrow$ SRC2[191:128] - SRC2[255:192]

Intel C/C++ Compiler Intrinsic Equivalent
HSUBPD __m128d _mm_hsub_pd(__m128d a, __m128d b)
VHSUBPD __m256d _mm256_hsub_pd (__m256d a, __m256d b);

## Exceptions

When the source operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

## Numeric Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 2.

## HSUBPS—Packed Single-FP Horizontal Subtract

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF 7D /r HSUBPS xmm1, xmm2/m128 | A | V/V | SSE3 | Horizontal subtract packed single-precision floatingpoint values from xmm2/m128 to xmm1. |
| VEX.NDS.128.F2.0F.WIG 7D /г <br> VHSUBPS $x m m 1$, xmm2, xmm3/m128 | B | V/V | AVX | Horizontal subtract packed single-precision floatingpoint values from $x m m 2$ and xmm3/mem. |
| VEX.NDS.256.F2.0F.WIG 7D /г VHSUBPS ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Horizontal subtract packed single-precision floatingpoint values from ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Subtracts the single-precision floating-point value in the second dword of the destination operand from the first dword of the destination operand and stores the result in the first dword of the destination operand.

Subtracts the single-precision floating-point value in the fourth dword of the destination operand from the third dword of the destination operand and stores the result in the second dword of the destination operand.
Subtracts the single-precision floating-point value in the second dword of the source operand from the first dword of the source operand and stores the result in the third dword of the destination operand.

Subtracts the single-precision floating-point value in the fourth dword of the source operand from the third dword of the source operand and stores the result in the fourth dword of the destination operand.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
See Figure 3-21 for HSUBPS; see Figure 3-22 for VHSUBPS.


OM15996

Figure 3-21. HSUBPS—Packed Single-FP Horizontal Subtract


Figure 3-22. VHSUBPS operation

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

HSUBPS (128-bit Legacy SSE version)
DEST[31:0] $\leqslant$ SRC1[31:0] - SRC1[63:32]
DEST[63:32] < SRC1[95:64] - SRC1[127:96]
DEST[95:64] < SRC2[31:0] - SRC2[63:32]
DEST[127:96] < SRC2[95:64] - SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)

```
VHSUBPS (VEX.128 encoded version)
DEST[31:0] \leftarrow SRC1[31:0]- SRC1[63:32]
DEST[63:32] < SRC1[95:64] - SRC1[127:96]
DEST[95:64] < SRC2[31:0] - SRC2[63:32]
DEST[127:96] < SRC2[95:64] - SRC2[127:96]
DEST[VLMAX-1:128] <0
```

VHSUBPS (VEX. 256 encoded version)
DEST[31:0] \& SRC1[31:0] - SRC1[63:32]
DEST[63:32] \& SRC1[95:64] - SRC1[127:96]
DEST[95:64] < SRC2[31:0] - SRC2[63:32]
DEST[127:96] < SRC2[95:64] - SRC2[127:96]
DEST[159:128] $\leftarrow$ SRC1[159:128] - SRC1[191:160]
DEST[191:160] $\leftarrow$ SRC1[223:192] - SRC1[255:224]
DEST[223:192] $\leftarrow$ SRC2[159:128] - SRC2[191:160]
DEST[255:224] $\leftarrow$ SRC2[223:192] - SRC2[255:224]

Intel C/C++ Compiler Intrinsic Equivalent
HSUBPS __m128 _mm_hsub_ps(__m128 a, __m128 b);
VHSUBPS __m256 _mm256_hsub_ps (__m256 a, __m256 b);

## Exceptions

When the source operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

Numeric Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 2.

## IDIV-Signed Divide

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F6 /7 | IDIV r/m8 | A | Valid | Valid | Signed divide AX by r/m8, with result stored in: AL $\leftarrow$ Quotient, $\mathrm{AH} \leftarrow$ Remainder. |
| REX + F6 /7 | IDIV r/m8* | A | Valid | N.E. | Signed divide AX by r/m8, with result stored in $\mathrm{AL} \leftarrow$ Quotient, $\mathrm{AH} \leftarrow$ Remainder. |
| F7 17 | IDIV r/m16 | A | Valid | Valid | Signed divide DX:AX by r/m16, with result stored in $A X \leftarrow$ Quotient, $D X \leftarrow$ Remainder. |
| F7 17 | IDIV r/m32 | A | Valid | Valid | Signed divide EDX:EAX by r/m32, with result stored in EAX $\leftarrow$ Quotient, EDX $\leftarrow$ Remainder. |
| REX.W + F7 I7 | IDIV r/m64 | A | Valid | N.E. | Signed divide RDX:RAX by r/m64, with result stored in RAX $\leftarrow$ Quotient, RDX $\leftarrow$ Remainder. |

## NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (r) | NA | NA | NA |

## Description

Divides the (signed) value in the AX, DX:AX, or EDX:EAX (dividend) by the source operand (divisor) and stores the result in the AX (AH:AL), DX:AX, or EDX:EAX registers. The source operand can be a general-purpose register or a memory location. The action of this instruction depends on the operand size (dividend/divisor).

Non-integral results are truncated (chopped) towards 0 . The remainder is always less than the divisor in magnitude. Overflow is indicated with the \#DE (divide error) exception rather than with the CF flag.
In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. In 64-bit mode when REX.W is applied, the instruction
divides the signed value in RDX:RAX by the source operand. RAX contains a 64-bit quotient; RDX contains a 64-bit remainder.
See the summary chart at the beginning of this section for encoding data and limits. See Table 3-60.

Table 3-60. IDIV Results

| Operand Size | Dividend | Divisor | Quotient | Remainder | Quotient Range |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Word/byte | AX | r/m8 | AL | AH | -128 to +127 |
| Doubleword/word | DX:AX | r/m16 | AX | DX | $-32,768$ to |
| Quadword/doubleword | EDX:EAX | r/m32 | EAX | EDX | $-2^{31}$ to $2^{32}-1$ |
| Doublequadword/ <br> quadword | RDX:RAX | r/m64 | RAX | RDX | $-2^{63}$ to $2^{64}-1$ |

## Operation

IF SRC=0
THEN \#DE; (* Divide error *)
Fl ;
IF OperandSize = 8 (* Word/byte operation *)
THEN
temp $\leftarrow$ AX / SRC; (* Signed division *)
IF (temp > 7FH) or (temp < 80H)
(* If a positive result is greater than 7FH or a negative result is less than 80H *) THEN \#DE; (* Divide error *) ELSE

AL $\leftarrow$ temp;
$\mathrm{AH} \leftarrow \mathrm{AX}$ SignedModulus SRC;
FI ;
ELSE IF OperandSize = 16 (* Doubleword/word operation *)
THEN
temp $\leftarrow D X: A X / S R C ;$ (* Signed division *)
IF (temp > 7FFFH) or (temp < 8000H)
(* If a positive result is greater than 7FFFH
or a negative result is less than 8000 H *)
THEN
\#DE; (* Divide error *)
ELSE
AX $\leftarrow$ temp;
$D X \leftarrow D X: A X$ SignedModulus SRC;
Fl ;
FI;

```
    ELSE IF OperandSize = 32 (* Quadword/doubleword operation *)
    temp \leftarrow EDX:EAX / SRC; (* Signed division *)
    IF (temp > 7FFFFFFFFH) or (temp < 80000000H)
    (* If a positive result is greater than 7FFFFFFFFH
    or a negative result is less than 80000000H *)
        THEN
            #DE; (* Divide error *)
        ELSE
                EAX \leftarrow temp;
                EDX \leftarrow EDXE:AX SignedModulus SRC;
    FI;
    Fl;
    ELSE IF OperandSize = 64 (* Doublequadword/quadword operation *)
    temp \leftarrow RDX:RAX / SRC; (* Signed division *)
    IF (temp > 7FFFFFFFFFFFFH) or (temp < 80000000000000000H)
    (* If a positive result is greater than 7FFFFFFFFFFFFH
    or a negative result is less than 80000000000000000H *)
        THEN
            #DE; (* Divide error *)
            ELSE
                RAX}\leftarrow temp
            RDX \leftarrow RDE:RAX SignedModulus SRC;
        FI;
    Fl;
FI;
```


## Flags Affected

The CF, OF, SF, ZF, AF, and PF flags are undefined.

## Protected Mode Exceptions

\#DE If the source operand (divisor) is 0. The signed result (quotient) is too large for the destination.
\#GP(0) If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

| Real-Address Mode Exceptions |  |
| :---: | :---: |
| \#DE | If the source operand (divisor) is 0 . |
|  | The signed result (quotient) is too large for the destination. |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#DE | If the source operand (divisor) is 0. |
|  | The signed result (quotient) is too large for the destination. |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#DE | If the source operand (divisor) is 0 |
|  | If the quotient is too large for the designated register. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |

IMUL-Signed Multiply

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit <br> Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F6 /5 | IMUL r/m8* | A | Valid | Valid | $A X \leftarrow A L * r / m$ byte. |
| F7 15 | IMUL r/m16 | A | Valid | Valid | $D X: A X \leftarrow A X * r / m$ word. |
| F7 I5 | IMUL r/m32 | A | Valid | Valid | $E D X: E A X \leftarrow E A X * r / m 32$. |
| REX.W + F7 /5 | IMUL r/m64 | A | Valid | N.E. | RDX $: R A X \leftarrow R A X * r / m 64$. |
| OF AF /r | IMUL r16, r/m16 | B | Valid | Valid | word register $\leftarrow$ word register * r/m16. |
| OF AF /r | IMUL r32, r/m32 | B | Valid | Valid | doubleword register $\leftarrow$ doubleword register * r/m32. |
| $\begin{aligned} & \text { REX.W + OF AF } \\ & \text { /r } \end{aligned}$ | IMUL r64, r/m64 | B | Valid | N.E. | Quadword register $\leftarrow$ Quadword register * r/m64. |
| $6 \mathrm{C} / \mathrm{r}$ ib | IMUL r16, r/m16, imm8 | C | Valid | Valid | word register $\leftarrow ~ г / m 16 *$ sign-extended immediate byte. |
| 6B/rib | IMUL r32, r/m32, imm8 | C | Valid | Valid | doubleword register $\leftarrow$ r/m32 * sign-extended immediate byte. |
| REX.W + 6B/r ib | IMUL r64, r/m64, imm8 | C | Valid | N.E. | Quadword register $\leftarrow r / m 64$ * sign-extended immediate byte. |
| 69 /r iw | IMUL r16, г/m16, imm16 | C | Valid | Valid | word register $\leftarrow ~ г / m 16$ * immediate word. |
| $69 / \mathrm{r}$ id | IMUL r32, r/m32, imm32 | C | Valid | Valid | doubleword register $\leftarrow$ r/m32 * immediate doubleword. |
| REX.W + $69 /$ r id | IMUL r64, r/m64, imm32 | C | Valid | N.E. | Quadword register $\leftarrow r / m 64$ * immediate doubleword. |

## NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m $(r, w)$ | NA | NA | NA |
| B | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |


| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| c | ModRM:reg $(r, w)$ | ModRM:r/m $(\mathbf{r})$ | imm8/16/32 | NA |

## Description

Performs a signed multiplication of two operands. This instruction has three forms, depending on the number of operands.

- One-operand form - This form is identical to that used by the MUL instruction. Here, the source operand (in a general-purpose register or memory location) is multiplied by the value in the AL, AX, EAX, or RAX register (depending on the operand size) and the product is stored in the AX, DX:AX, EDX:EAX, or RDX:RAX registers, respectively.
- Two-operand form - With this form the destination operand (the first operand) is multiplied by the source operand (second operand). The destination operand is a general-purpose register and the source operand is an immediate value, a general-purpose register, or a memory location. The product is then stored in the destination operand location.
- Three-operand form - This form requires a destination operand (the first operand) and two source operands (the second and the third operands). Here, the first source operand (which can be a general-purpose register or a memory location) is multiplied by the second source operand (an immediate value). The product is then stored in the destination operand (a general-purpose register).
When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.
The CF and OF flags are set when significant bit (including the sign bit) are carried into the upper half of the result. The CF and OF flags are cleared when the result (including the sign bit) fits exactly in the lower half of the result.

The three forms of the IMUL instruction are similar in that the length of the product is calculated to twice the length of the operands. With the one-operand form, the product is stored exactly in the destination. With the two- and three- operand forms, however, the result is truncated to the length of the destination before it is stored in the destination register. Because of this truncation, the CF or OF flag should be tested to ensure that no significant bits are lost.

The two- and three-operand forms may also be used with unsigned operands because the lower half of the product is the same regardless if the operands are signed or unsigned. The CF and OF flags, however, cannot be used to determine if the upper half of the result is non-zero.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. Use of REX.W modifies the three forms of the instruction as follows.

- One-operand form -The source operand (in a 64-bit general-purpose register or memory location) is multiplied by the value in the RAX register and the product is stored in the RDX:RAX registers.
- Two-operand form - The source operand is promoted to 64 bits if it is a register or a memory location. If the source operand is an immediate, it is sign extended to 64 bits. The destination operand is promoted to 64 bits.
- Three-operand form - The first source operand (either a register or a memory location) and destination operand are promoted to 64 bits.


## Operation

```
IF (NumberOfOperands = 1)
    THEN IF (OperandSize = 8)
    THEN
        AX}\leftarrowAL * SRC (* Signed multiplication *)
        IF AL = AX
            THEN CF }\leftarrow0;OF\leftarrow0
            ELSECF}\leftarrow 1;OF \leftarrow 1; FI;
```

    ELSE IF OperandSize \(=16\)
        THEN
        \(D X: A X \leftarrow A X * S R C\) (* Signed multiplication *)
        IF sign_extend_to_32 (AX) = DX:AX
            THEN CF \(\leftarrow 0\); OF \(\leftarrow 0\);
            ELSE CF \(\leftarrow 1\); \(\mathrm{OF} \leftarrow 1\); FI;
        ELSE IF OperandSize \(=32\)
            THEN
                EDX:EAX \(\leftarrow\) EAX * SRC (* Signed multiplication *)
                IF EAX = EDX:EAX
                    THEN CF \(\leftarrow 0\); \(\mathrm{OF} \leftarrow 0\);
                ELSE CF \(\leftarrow 1\); \(\mathrm{OF} \leftarrow 1\); FI ;
        ELSE (* OperandSize = 64 *)
            RDX:RAX \(\leftarrow\) RAX * SRC (* Signed multiplication *)
            IF RAX = RDX:RAX
                    THEN CF \(\leftarrow 0\); OF \(\leftarrow 0\);
                ELSE CF \(\leftarrow 1\); \(\mathrm{OF} \leftarrow 1\); FI;
            FI;
    FI ;
    ELSE IF (NumberOfOperands = 2)
THEN
temp $\leftarrow$ DEST * SRC (* Signed multiplication; temp is double DEST size *)
DEST $\leftarrow$ DEST * SRC (* Signed multiplication *)
IF temp $\neq$ DEST
THEN CF $\leftarrow 1$; $\mathrm{OF} \leftarrow 1$;
ELSE CF $\leftarrow 0 ; \mathrm{OF} \leftarrow 0 ; \mathrm{Fl} ;$

```
ELSE (* NumberOfOperands = 3 *)
    DEST }\leftarrow SRC1 * SRC2 (* Signed multiplication *)
    temp \leftarrow SRC1 * SRC2 (* Signed multiplication; temp is double SRC1 size *)
    IF temp = DEST
    THEN CF }\leftarrow1;OF\leftarrow1
    ELSECF}\leftarrow0;OF\leftarrow0; Fl
```

    Fl ;
    Fl ;

## Flags Affected

For the one operand form of the instruction, the CF and OF flags are set when significant bits are carried into the upper half of the result and cleared when the result fits exactly in the lower half of the result. For the two- and three-operand forms of the instruction, the CF and OF flags are set when the result must be truncated to fit in the destination operand size and cleared when the result fits exactly in the destination operand size. The SF, ZF, AF, and PF flags are undefined.

Protected Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# $\mathrm{AC}(0) \quad$ If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |

IN-Input from Port

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E4 ib | IN AL, imm8 | A | Valid | Valid | Input byte from imm8 I/O port address into AL. |
| E5 ib | IN AX, imm8 | A | Valid | Valid | Input word from imm8 I/O port address into AX. |
| E5 ib | IN EAX, imm8 | A | Valid | Valid | Input dword from imm8 I/O port address into EAX. |
| EC | IN AL,DX | B | Valid | Valid | Input byte from I/O port in DX into AL. |
| ED | IN AX,DX | B | Valid | Valid | Input word from I/O port in DX into AX. |
| ED | IN EAX, DX | B | Valid | Valid | Input doubleword from I/O port in DX into EAX. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | imm8 | NA | NA | NA |
| B | $N A$ | $N A$ | $N A$ | $N A$ |

## Description

Copies the value from the I/O port specified with the second operand (source operand) to the destination operand (first operand). The source operand can be a byte-immediate or the DX register; the destination operand can be register AL, AX, or EAX, depending on the size of the port being accessed ( 8,16 , or 32 bits, respectively). Using the DX register as a source operand allows I/O port addresses from 0 to 65,535 to be accessed; using a byte immediate allows I/O port addresses 0 to 255 to be accessed.

When accessing an 8-bit I/O port, the opcode determines the port size; when accessing a 16 - and 32-bit I/O port, the operand-size attribute determines the port size. At the machine code level, I/O instructions are shorter when accessing 8-bit I/O ports. Here, the upper eight bits of the port address will be 0 .

This instruction is only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 13, "Input/Output," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on accessing I/O ports in the I/O address space.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

```
IF ((PE = 1) and ((CPL > IOPL) or (VM = 1)))
    THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)
        IF (Any I/O Permission Bit for I/O port being accessed = 1)
            THEN (* I/O operation is not allowed *)
                #GP(0);
            ELSE ( * I/O operation is allowed *)
                        DEST \leftarrow SRC; (* Read from selected I/O port *)
            Fl;
    ELSE (Real Mode or Protected Mode with CPL \leqIOPL *)
        DEST \leftarrow SRC; (* Read from selected I/O port *)
Fl;
```


## Flags Affected

None.

Protected Mode Exceptions
\#GP(0) If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1 .
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If any of the I/O permission bits in the TSS for the I/O port being accessed is 1.
\#PF(fault-code) If a page fault occurs.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

64-Bit Mode Exceptions
\#GP(0) If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1 .
\#UD If the LOCK prefix is used.

## INC-Increment by 1

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FE /0 | INC r/m8 | A | Valid | Valid | Increment $/$ /m byte by 1. |
| REX + FE /0 | INC r/m8* | A | Valid | N.E. | Increment $/ / m$ byte by 1. |
| FF $/ 0$ | INC r/m16 | A | Valid | Valid | Increment $\mathrm{r} / \mathrm{m}$ word by 1. |
| FF $/ 0$ | INC r/m32 | A | Valid | Valid | Increment r/m doubleword by 1. |
| REX.W + FF /0 | INC r/m64 | A | Valid | N.E. | Increment r/m quadword by 1. |
| $40+r w^{* *}$ | INC 176 | B | N.E. | Valid | Increment word register by 1. |
| 40+rd | INC r32 | B | N.E. | Valid | Increment doubleword register by 1. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
** 40H through 47H are REX prefixes in 64-bit mode.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM: $/ / \mathrm{m}(r, w)$ | NA | NA | NA |
| B | reg $(r, w)$ | NA | NA | NA |

## Description

Adds 1 to the destination operand, while preserving the state of the CF flag. The destination operand can be a register or a memory location. This instruction allows a loop counter to be updated without disturbing the CF flag. (Use a ADD instruction with an immediate operand of 1 to perform an increment operation that does updates the CF flag.)

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, INC r16 and INC r32 are not encodable (because opcodes 40H through 47H are REX prefixes). Otherwise, the instruction's 64-bit mode default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits.

## Operation

DEST $\leftarrow$ DEST +1 ;

## AFlags Affected

The CF flag is not affected. The OF, SF, ZF, AF, and PF flags are set according to the result.

| Protected Mode Exceptions |  |
| :--- | :--- |
| \#GP(0) | If the destination operand is located in a non-writable segment. <br> If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| If the DS, ES, FS, or GS register is used to access memory and it |  |
| contains a NULLsegment selector. |  |
| If a memory operand effective address is outside the SS |  |
| segment limit. |  |

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a noncanonical form
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

INS/INSB/INSW/INSD-Input from Port to String

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6C | INS m8, DX | A | Valid | Valid | Input byte from I/O port specified in DX into memory location specified in ES:(E)DI or RDI.* |
| 6 D | INS m16, DX | A | Valid | Valid | Input word from I/O port specified in DX into memory location specified in ES:(E)DI or RDI. ${ }^{1}$ |
| 6 D | INS m32, DX | A | Valid | Valid | Input doubleword from I/O port specified in DX into memory location specified in ES:(E)DI or RDI. ${ }^{1}$ |
| 6C | INSB | A | Valid | Valid | Input byte from I/O port specified in DX into memory location specified with ES:(E)DI or RDI. ${ }^{1}$ |
| 6 D | INSW | A | Valid | Valid | Input word from I/O port specified in DX into memory location specified in ES:(E)DI or RDI. ${ }^{1}$ |
| 6 D | INSD | A | Valid | Valid | Input doubleword from I/O port specified in DX into memory location specified in ES:(E)DI or RDI. ${ }^{1}$ |

## NOTES:

* In 64-bit mode, only 64-bit (RDI) and 32-bit (EDI) address sizes are supported. In non-64-bit mode, only 32-bit (EDI) and 16-bit (DI) address sizes are supported.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Copies the data from the I/O port specified with the source operand (second operand) to the destination operand (first operand). The source operand is an I/O port address (from 0 to 65,535 ) that is read from the DX register. The destination operand is a memory location, the address of which is read from either the ES:DI, ES:EDI or the RDI registers (depending on the address-size attribute of the instruc-
tion, 16, 32 or 64, respectively). (The ES segment cannot be overridden with a segment override prefix.) The size of the I/O port being accessed (that is, the size of the source and destination operands) is determined by the opcode for an 8-bit I/O port or by the operand-size attribute of the instruction for a 16- or 32-bit I/O port.

At the assembly-code level, two forms of this instruction are allowed: the "explicitoperands" form and the "no-operands" form. The explicit-operands form (specified with the INS mnemonic) allows the source and destination operands to be specified explicitly. Here, the source operand must be "DX," and the destination operand should be a symbol that indicates the size of the I/O port and the destination address. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the destination operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct location. The location is always specified by the ES:(E)DI registers, which must be loaded correctly before the INS instruction is executed.
The no-operands form provides "short forms" of the byte, word, and doubleword versions of the INS instructions. Here also DX is assumed by the processor to be the source operand and ES:(E)DI is assumed to be the destination operand. The size of the I/O port is specified with the choice of mnemonic: INSB (byte), INSW (word), or INSD (doubleword).

After the byte, word, or doubleword is transfer from the I/O port to the memory location, the DI/EDI/RDI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. (If the DF flag is 0, the (E)DI register is incremented; if the DF flag is 1 , the (E)DI register is decremented.) The (E)DI register is incremented or decremented by 1 for byte operations, by 2 for word operations, or by 4 for doubleword operations.

The INS, INSB, INSW, and INSD instructions can be preceded by the REP prefix for block input of ECX bytes, words, or doublewords. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in Chapter 4 of the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2B, for a description of the REP prefix.
These instructions are only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 13, "Input/Output," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on accessing I/O ports in the I/O address space.
In 64-bit mode, default address size is 64 bits, 32 bit address size is supported using the prefix 67 H . The address of the memory destination is specified by RDI or EDI. 16 -bit address size is not supported in 64-bit mode. The operand size is not promoted.

## Operation

IF ( $(\mathrm{PE}=1)$ and $((\mathrm{CPL}>\mathrm{IOPL})$ or $(\mathrm{VM}=1)))$
THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)

IF (Any I/O Permission Bit for I/O port being accessed $=1$ )
THEN (* I/O operation is not allowed *) \#GP(0);
ELSE (* I/O operation is allowed *) DEST $\leftarrow$ SRC; (* Read from I/O port *)
FI;
ELSE (Real Mode or Protected Mode with CPL IOPL *)
DEST $\leftarrow$ SRC; (* Read from I/O port *)
FI;
Non-64-bit Mode:
IF (Byte transfer)
THEN IF DF $=0$
THEN $(E) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+1$;
ELSE (E)DI $\leftarrow$ (E)DI - 1; FI;
ELSE IF (Word transfer)
THEN IF DF $=0$
THEN (E)DI $\leftarrow(E) \mathrm{DI}+2 ;$
ELSE (E)DI $\leftarrow$ (E)DI - 2; FI;
ELSE (* Doubleword transfer *)
THEN IF DF = 0
THEN $(E) \mathrm{DI} \leftarrow(E) \mathrm{DI}+4$;
ELSE (E)DI $\leftarrow(E) D I-4 ; ~ F I ;$
Fl ;
FI;
FI64-bit Mode:
IF (Byte transfer)
THEN IF DF = 0
THEN $(E \mid R) D I \leftarrow(E \mid R) D I+1 ;$
ELSE (E|R)DI $\leftarrow(E \mid R) D I-1 ;$ FI;
ELSE IF (Word transfer)
THEN IF DF $=0$
THEN (E)DI $\leftarrow(E) \mathrm{DI}+2$;
ELSE (E)DI $\leftarrow$ (E)DI - 2; FI;
ELSE (* Doubleword transfer *)
THEN IF DF = 0
THEN $(E \mid R) \mathrm{DI} \leftarrow(E \mid R) \mathrm{DI}+4 ;$
ELSE $(E \mid R) D I \leftarrow(E \mid R) D I-4 ; ~ F I ;$
FI;
FI;

Flags Affected
None.

| Protected Mode Exceptions |
| :--- |
| \#GP(0) |
| If the CPL is greater than (has less privilege) the I/O privilege |
| level (IOPL) and any of the corresponding I/O permission bits in |
| TSS for the I/O port being accessed is 1. |

If the destination is located in a non-writable segment.
If an illegal memory operand effective address in the ES
segments is given.
If a page fault occurs.
If alignment checking is enabled and an unaligned memory
reference is made while the current privilege level is 3.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1 .
If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## INSERTPS - Insert Packed Single Precision Floating-Point Value

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF ЗA 21 /г ib INSERTPS xmm1, xmm2/m32, imm8 | A | V/V | SSE4_1 | Insert a single precision floating-point value selected by imm8 from xmm2/m32 into xmm1 at the specified destination element specified by imm8 and zero out destination elements in $x m m 1$ as indicated in imm8. |
| VEX.NDS.128.66.0F3A.WIG $21 /$ / ib VINSERTPS $x m m 1$, xmm2, xmm3/m32, imm8 | B | V/V | AVX | Insert a single precision floating point value selected by imm8 from xmm3/m32 and merge into $x m m 2$ at the specified destination element specified by imm8 and zero out destination elements in xmm 1 as indicated in imm8. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

(register source form)
Select a single precision floating-point element from second source as indicated by Count_S bits of the immediate operand and insert it into the first source at the location indicated by the Count_D bits of the immediate operand. Store in the destination and zero out destination elements based on the ZMask bits of the immediate operand.

## (memory source form)

Load a floating-point element from a 32-bit memory location and insert it into the first source at the location indicated by the Count_D bits of the immediate operand. Store in the destination and zero out destination elements based on the ZMask bits of the immediate operand.

128-bit Legacy SSE version: The first source register is an XMM register. The second source operand is either an XMM register or a 32-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX$1: 128)$ of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version. The destination and first source register is an XMM register. The second source operand is either an XMM register or a 32-bit memory location. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
If VINSERTPS is encoded with VEX.L= 1 , an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

INSERTPS (128-bit Legacy SSE version)
IF (SRC = REG) THEN COUNT_S $\leftarrow$ imm8[7:6]
ELSE COUNT_S $\leftarrow 0$
COUNT_D $\leftarrow$ imm8[5:4]
ZMASK < imm8[3:0]
CASE (COUNT_S) OF
0: TMP $\leftarrow$ SRC[31:0]
1: TMP $\leqslant$ SRC[63:32]
2: TMP $\leftarrow$ SRC[95:64]
3: TMP $\leftarrow$ SRC[127:96]
ESAC;

CASE (COUNT_D) OF
0 : TMP2[31:0] $\leftarrow$ TMP
TMP2[127:32] $\leftarrow$ DEST[127:32]
1: TMP2[63:32] $\leftarrow$ TMP
TMP2[31:0] $\leftarrow$ DEST[31:0]
TMP2[127:64] $\leftarrow$ DEST[127:64]
2: TMP2[95:64] $\leftarrow$ TMP
TMP2[63:0] $\leftarrow$ DEST[63:0]
TMP2[127:96] $\leftarrow$ DEST[127:96]
3: TMP2[127:96] < TMP
TMP2[95:0] $\leftarrow$ DEST[95:0]
ESAC;

IF (ZMASK[0] = 1) THEN DEST[31:0] $\leftarrow 00000000 \mathrm{H}$
ELSE DEST[31:0] $\leftarrow$ TMP2[31:0]
IF (ZMASK[1] = 1) THEN DEST[63:32] $\leftarrow 00000000 \mathrm{H}$
ELSE DEST[63:32] $\leftarrow$ TMP2[63:32]

```
IF (ZMASK[2] = 1) THEN DEST[95:64] < 000000000H
    ELSE DEST[95:64] < TMP2[95:64]
IF (ZMASK[3] = 1) THEN DEST[127:96] < 00000000H
    ELSE DEST[127:96] < TMP2[127:96]
DEST[VLMAX-1:128] (Unmodified)
VINSERTPS (VEX. }128\mathrm{ encoded version)
IF (SRC = REG) THEN COUNT_S < imm8[7:6]
    ELSE COUNT_S < 0
COUNT_D < imm8[5:4]
ZMASK < imm8[3:0]
CASE (COUNT_S) OF
    0: TMP < SRC2[31:0]
    1:TMP \leftarrow SRC2[63:32]
    2: TMP < SRC2[95:64]
    3:TMP < SRC2[127:96]
ESAC;
CASE (COUNT_D) OF
    0: TMP2[31:0] & TMP
    TMP2[127:32] < SRC1[127:32]
    1:TMP2[63:32] < TMP
        TMP2[31:0] & SRC1[31:0]
        TMP2[127:64] < SRC1[127:64]
    2: TMP2[95:64] < TMP
    TMP2[63:0] < SRC1[63:0]
    TMP2[127:96] < SRC1[127:96]
    3: TMP2[127:96] < TMP
        TMP2[95:0] < SRC1[95:0]
ESAC;
IF (ZMASK[0] = 1) THEN DEST[31:0] \leftarrow00000000H
    ELSE DEST[31:0] \leftarrow TMP2[31:0]
IF (ZMASK[1] = 1) THEN DEST[63:32] \leftarrow00000000H
    ELSE DEST[63:32] < TMP2[63:32]
IF (ZMASK[2] = 1) THEN DEST[95:64] < 000000000H
    ELSE DEST[95:64] < TMP2[95:64]
IF (ZMASK[3] = 1) THEN DEST[127:96] < 00000000H
    ELSE DEST[127:96] < TMP2[127:96]
DEST[VLMAX-1:128]}\leftarrow
Intel C/C++ Compiler Intrinsic Equivalent
INSERTPS __m128 _mm_insert_ps(__m128 dst, __m128 src, const int ndx);
```


## SIMD Floating-Point Exceptions

None

Other Exceptions
See Exceptions Type 5.

INT ח/INTO/INT 3-Call to Interrupt Procedure

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode <br> CC | Compat/ <br> Leg Mode <br> Valid | Description <br> Interrupt 3-trap to <br> debugger. |
| :--- | :--- | :--- | :--- | :--- | :--- |
| CD ib | INT 3 | A | Valid | VT imm8 | B |
| CE | Valid | Valid | Interrupt vector number <br> specified by immediate <br> byte. |  |  |
| INTO | A | Invalid | Valid | Interrupt 4-if overflow flag <br> is 1. |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |
| B | imm8 | $N A$ | NA | NA |

## Description

The INT $n$ instruction generates a call to the interrupt or exception handler specified with the destination operand (see the section titled "Interrupts and Exceptions" in Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1). The destination operand specifies an interrupt vector number from 0 to 255 , encoded as an 8-bit unsigned intermediate value. Each interrupt vector number provides an index to a gate descriptor in the IDT. The first 32 interrupt vector numbers are reserved by Intel for system use. Some of these interrupts are used for internally generated exceptions.

The INT $n$ instruction is the general mnemonic for executing a software-generated call to an interrupt handler. The INTO instruction is a special mnemonic for calling overflow exception (\#OF), interrupt vector number 4. The overflow interrupt checks the OF flag in the EFLAGS register and calls the overflow interrupt handler if the OF flag is set to 1 . (The INTO instruction cannot be used in 64-bit mode.)
The INT 3 instruction generates a special one byte opcode (CC) that is intended for calling the debug exception handler. (This one byte form is valuable because it can be used to replace the first byte of any instruction with a breakpoint, including other one byte instructions, without over-writing other code). To further support its function as a debug breakpoint, the interrupt generated with the CC opcode also differs from the regular software interrupts as follows:

- Interrupt redirection does not happen when in VME mode; the interrupt is handled by a protected-mode handler.
- The virtual-8086 mode IOPL checks do not occur. The interrupt is taken without faulting at any IOPL level.

Note that the "normal" 2-byte opcode for INT 3 (CD03) does not have these special features. Intel and Microsoft assemblers will not generate the CD03 opcode from any mnemonic, but this opcode can be created by direct numeric code definition or by self-modifying code.
The action of the INT $n$ instruction (including the INTO and INT 3 instructions) is similar to that of a far call made with the CALL instruction. The primary difference is that with the INT $n$ instruction, the EFLAGS register is pushed onto the stack before the return address. (The return address is a far address consisting of the current values of the CS and EIP registers.) Returns from interrupt procedures are handled with the IRET instruction, which pops the EFLAGS information and return address from the stack.

The interrupt vector number specifies an interrupt descriptor in the interrupt descriptor table (IDT); that is, it provides index into the IDT. The selected interrupt descriptor in turn contains a pointer to an interrupt or exception handler procedure. In protected mode, the IDT contains an array of 8-byte descriptors, each of which is an interrupt gate, trap gate, or task gate. In real-address mode, the IDT is an array of 4-byte far pointers (2-byte code segment selector and a 2-byte instruction pointer), each of which point directly to a procedure in the selected segment. (Note that in real-address mode, the IDT is called the interrupt vector table, and its pointers are called interrupt vectors.)

The following decision table indicates which action in the lower portion of the table is taken given the conditions in the upper portion of the table. Each $Y$ in the lower section of the decision table represents a procedure defined in the "Operation" section for this instruction (except \#GP).

Table 3-61. Decision Table

| PE | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| VM | - | - | - | - | - | 0 | 1 | 1 |
| IOPL | - | - | - | - | - | - | $<3$ | $=3$ |
| DPL/CPL <br> RELATIONSHIP | - | DPLく <br> CPL | - | DPL> <br> CPL | DPL= <br> CPL or C | DPLく <br> CPL \& NC | - | - |
| INTERRUPT TYPE | - | S/W | - | - | - | - | - | - |
| GATE TYPE | - | - | Task | Trap or <br> Interrupt | Trap or <br> Interrupt | Trap or <br> Interrupt | Trap or <br> Interrupt | Trap or <br> Interrupt |
| REAL-ADDRESS- <br> MODE | Y |  |  |  |  |  |  |  |
| PROTECTED-MODE |  | $Y$ | $Y$ | $Y$ | $Y$ | $Y$ | $Y$ | Y |
| TRAP-OR- <br> INTERRUPT-GATE |  |  |  | $Y$ | $Y$ | $Y$ | $Y$ | $Y$ |
| INTER-PRIVILEGE- <br> LEVEL-INTERRUPT |  |  |  |  |  | $Y$ |  |  |
| INTRA-PRIVILEGE- <br> LEVEL-INTERRUPT |  |  |  |  | $Y$ |  |  |  |

Table 3-61. Decision Table (Contd.)

| INTERRUPT-FROM- <br> VIRTUAL-8086- <br> MODE |  |  |  |  |  |  |  | Y |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TASK-GATE |  |  | Y |  |  |  |  |  |
| \#GP |  | Y |  | Y |  |  | Y |  |

NOTES:

- Don't Care.

Y Yes, action taken.
Blank Action not taken.

When the processor is executing in virtual-8086 mode, the IOPL determines the action of the INT $n$ instruction. If the IOPL is less than 3, the processor generates a \#GP(selector) exception; if the IOPL is 3, the processor executes a protected mode interrupt to privilege level 0 . The interrupt gate's DPL must be set to 3 and the target CPL of the interrupt handler procedure must be 0 to execute the protected mode interrupt to privilege level 0.

The interrupt descriptor table register (IDTR) specifies the base linear address and limit of the IDT. The initial base address value of the IDTR after the processor is powered up or reset is 0 .

## Operation

The following operational description applies not only to the INT $n$ and INTO instructions, but also to external interrupts, nonmaskable interrupts (NMIs), and exceptions. Some of these events push onto the stack an error code.

The operational description specifies numerous checks whose failure may result in delivery of a nested exception. In these cases, the original event is not delivered.
The operational description specifies the error code delivered by any nested exception. In some cases, the error code is specified with a pseudofunction error_code(num,idt,ext), where idt and ext are bit values. The pseudofunction produces an error code as follows: (1) if idt is 0 , the error code is (num \& FCH) | ext; (2) if idt is 1 , the error code is (num < 3) | $2 \mid$ ext.

In many cases, the pseudofunction error_code is invoked with a pseudovariable EXT. The value of EXT depends on the nature of the event whose delivery encountered a nested exception: if that event is a software interrupt, EXT is 0 ; otherwise, EXT is 1 .

IF $P E=0$
THEN
GOTO REAL-ADDRESS-MODE;
ELSE (* $\mathrm{PE}=1$ *)
IF (VM = 1 and IOPL < 3 AND INT n)
THEN
\#GP(0); (* Bit 0 of error code is 0 because INT n *)

# ELSE (* Protected mode, IA-32e mode, or virtual-8086 mode interrupt *) <br> IF (IA32_EFER.LMA = 0) <br> THEN (* Protected mode, or virtual-8086 mode interrupt *) <br> GOTO PROTECTED-MODE; 

ELSE (* IA-32e mode interrupt *) GOTO IA-32e-MODE;
FI ;
FI;
FI;
REAL-ADDRESS-MODE:
IF ((vector_number < 2) + 3 ) is not within IDT limit
THEN \#GP; Fl;
IF stack not large enough for a 6-byte return information
THEN \#SS; Fl;
Push (EFLAGS[15:0]);
IF $\leftarrow 0$; (* Clear interrupt flag *)
TF $\leftarrow 0$; ( ${ }^{*}$ Clear trap flag *)
$A C \leftarrow 0$; (* Clear AC flag *)
Push(CS);
Push(IP);
(* No error codes are pushed in real-address mode*)
CS $\leftarrow$ IDT(Descriptor (vector_number « 2), selector));
EIP $\leftarrow$ IDT(Descriptor (vector_number « 2), offset)); (* 16 bit offset AND 0000FFFFH *)
END;
PROTECTED-MODE:
IF ((vector_number < 3 ) +7 ) is not within IDT limits
or selected IDT descriptor is not an interrupt-, trap-, or task-gate type
THEN \#GP(error_code(vector_number,1,EXT)); Fl;
(* idt operand to error_code set because vector is used *)
IF software interrupt (* Generated by INT n, INT3, or INTO *)
THEN
IF gate DPL < CPL (* PE = 1, DPL < CPL, software interrupt *)
THEN \#GP(error_code(vector_number,1,0)); Fl;
(* idt operand to error_code set because vector is used *)
(* ext operand to error_code is 0 because INT n, INT3, or INTO*)
FI ;
IF gate not present
THEN \#NP(error_code(vector_number,1,EXT)); Fl;
(* idt operand to error_code set because vector is used *)
IF task gate (* Specified in the selected interrupt table descriptor *)
THEN GOTO TASK-GATE;
ELSE GOTO TRAP-OR-INTERRUPT-GATE; (* PE = 1, trap/interrupt gate *)
Fl ;

END;

```
IA-32e-MODE:
    IF INTO and CS.L = 1 (64-bit mode)
        THEN #UD;
```

    Fl ;
    IF ((vector_number < 4) + 15) is not in IDT limits
    or selected IDT descriptor is not an interrupt-, or trap-gate type
    THEN \#GP(error_code(vector_number,1,EXT));
    (* idt operand to error_code set because vector is used *)
    FI;
    IF software interrupt (* Generated by INT n, INT 3, or INTO *)
    THEN
        IF gate DPL < CPL (* PE = 1, DPL < CPL, software interrupt *)
            THEN \#GP(error_code(vector_number,1,0));
            (* idt operand to error_code set because vector is used *)
            (* ext operand to error_code is 0 because INT n, INT3, or INTO*)
            FI;
    FI;
    IF gate not present
    THEN \#NP(error_code(vector_number,1,EXT));
    (* idt operand to error_code set because vector is used *)
    Fl ;
    GOTO TRAP-OR-INTERRUPT-GATE; (* Trap/interrupt gate *)
    END;
TASK-GATE: (* PE = 1, task gate *)
Read TSS selector in task gate (IDT descriptor);
IF local/global bit is set to local or index not within GDT limits
THEN \#GP(error_code(TSS selector,0,EXT)); FI;
(* idt operand to error_code is 0 because selector is used *)
Access TSS descriptor in GDT;
IF TSS descriptor specifies that the TSS is busy (low-order 5 bits set to 00001)
THEN \#GP(TSS selector,0,EXT)); Fl;
(* idt operand to error_code is 0 because selector is used *)
IF TSS not present
THEN \#NP(TSS selector,0,EXT)); FI;
(* idt operand to error_code is 0 because selector is used *)
SWITCH-TASKS (with nesting) to TSS;
If interrupt caused by fault with error code
THEN
IF stack limit does not allow push of error code
THEN \#SS(EXT); FI;
Push(error code);
Fl ;

IF EIP not within code segment limit
THEN \#GP(EXT); FI;
END;
TRAP-OR-INTERRUPT-GATE:
Read new code-segment selector for trap or interrupt gate (IDT descriptor);
IF new code-segment selector is NULL
THEN \#GP(EXT); FI; (* Error code contains NULL selector *)
IF new code-segment selector is not within its descriptor table limits
THEN \#GP(error_code(new code-segment selector,0,EXT)); FI;
(* idt operand to error_code is 0 because selector is used *)
Read descriptor referenced by new code-segment selector;
IF descriptor does not indicate a code segment or new code-segment DPL > CPL
THEN \#GP(error_code(new code-segment selector,0,EXT)); FI;
(* idt operand to error_code is 0 because selector is used *)
IF new code-segment descriptor is not present,
THEN \#NP(error_code(new code-segment selector,0,EXT)); FI;
(* idt operand to error_code is 0 because selector is used *)
IF new code segment is non-conforming with DPL < CPL
THEN
IF VM $=0$
THEN
GOTO INTER-PRIVILEGE-LEVEL-INTERRUPT;
(* PE = 1, VM = 0, interrupt or trap gate, nonconforming code segment, DPL < CPL *)
ELSE (* VM = 1 *)
IF new code-segment DPL $\neq 0$
THEN \#GP(error_code(new code-segment selector,0,EXT));
(* idt operand to error_code is 0 because selector is used *)
GOTO INTERRUPT-FROM-VIRTUAL-8086-MODE; FI;
(* PE = 1, interrupt or trap gate, DPL < CPL, VM = 1 *)
FI;
ELSE (* PE = 1, interrupt or trap gate, DPL $\geq$ CPL *)
IF $V M=1$
THEN \#GP(error_code(new code-segment selector,0,EXT));
(* idt operand to error_code is 0 because selector is used *)
IF new code segment is conforming or new code-segment DPL = CPL
THEN
GOTO INTRA-PRIVILEGE-LEVEL-INTERRUPT;
ELSE (* PE = 1, interrupt or trap gate, nonconforming code segment, DPL > CPL *)
\#GP(error_code(new code-segment selector,0,EXT));
(* idt operand to error_code is 0 because selector is used *)
FI ;
Fl ;

```
END;
INTER-PRIVILEGE-LEVEL-INTERRUPT:
    (* PE = 1, interrupt or trap gate, non-conforming code segment, DPL < CPL *)
    IF (IA32_EFER.LMA = 0) (* Not IA-32e mode *)
        THEN
        (* Identify stack-segment selector for new privilege level in current TSS *)
        IF current TSS is 32-bit
            THEN
        TSSstackAddress \leftarrow (new code-segment DPL < 3) + 4;
        IF (TSSstackAddress + 5) > current TSS limit
            THEN #TS(error_code(current TSS selector,O,EXT)); Fl;
            (* idt operand to error_code is O because selector is used *)
            NewSS \leftarrow < bytes loaded from (TSS base + TSSstackAddress + 4);
            NewESP \leftarrow4 bytes loaded from (TSS base + TSSstackAddress);
    ELSE (* current TSS is 16-bit *)
            TSSstackAddress \leftarrow (new code-segment DPL < 2) + 2
            IF (TSSstackAddress + 3) > current TSS limit
                    THEN #TS(error_code(current TSS selector,0,EXT)); FI;
                    (* idt operand to error_code is O because selector is used *)
                            NewSS \leftarrow < bytes loaded from (TSS base + TSSstackAddress + 2);
                            NewESP \leftarrow 2 bytes loaded from (TSS base + TSSstackAddress);
        FI;
        IF NewSS is NULL
            THEN #TS(EXT); Fl;
        IF NewSS index is not within its descriptor-table limits
        or NewSS RPL == new code-segment DPL
            THEN #TS(error_code(NewSS,0,EXT)); FI;
            (* idt operand to error_code is O because selector is used *)
            Read new stack-segment descriptor for NewSS in GDT or LDT;
            IF new stack-segment DPL = new code-segment DPL
            or new stack-segment Type does not indicate writable data segment
            THEN #TS(error_code(NewSS,0,EXT)); FI;
            (* idt operand to error_code is O because selector is used *)
        IF NewSS is not present
            THEN #SS(error_code(NewSS,0,EXT)); FI;
            (* idt operand to error_code is O because selector is used *)
ELSE (* IA-32e mode *)
            IF IDT-gate IST = 0
            THEN TSSstackAddress \leftarrow (new code-segment DPL < 3) + 4;
            ELSE TSSstackAddress \leftarrow (IDT gate IST < 3) + 28;
    FI;
    IF (TSSstackAddress + 7) > current TSS limit
            THEN #TS(error_code(current TSS selector,0,EXT); FI;
```

(* idt operand to error_code is 0 because selector is used *) NewRSP $\leftarrow 8$ bytes loaded from (current TSS base + TSSstackAddress); NewSS $\leftarrow$ new code-segment DPL; (* NULL selector with RPL = new CPL *)

## Fl ;

IF IDT gate is 32-bit
THEN
IF new stack does not have room for 24 bytes (error code pushed) or 20 bytes (no error code pushed)

THEN \#SS(error_code(NewSS,0,EXT)); FI;
(* idt operand to error_code is 0 because selector is used *)
FI
ELSE
IF IDT gate is 16 -bit
THEN
IF new stack does not have room for 12 bytes (error code pushed) or 10 bytes (no error code pushed);

THEN \#SS(error_code(NewSS,0,EXT)); FI;
(* idt operand to error_code is 0 because selector is used *)
ELSE (* 64-bit IDT gate*)
IF StackAddress is non-canonical
THEN \#SS(EXT); FI; (* Error code contains NULL selector *)
FI;
Fl ;
IF (IA32_EFER.LMA = 0) (* Not IA-32e mode *)
THEN
IF instruction pointer from IDT gate is not within new code-segment limits
THEN \#GP(EXT); FI; (* Error code contains NULL selector *)
ESP $\leftarrow$ NewESP;
SS $\leftarrow$ NewSS; (* Segment descriptor information also loaded *)
ELSE (* IA-32e mode *)
IF instruction pointer from IDT gate contains a non-canonical address
THEN \#GP(EXT); FI; (* Error code contains NULL selector *)
RSP $\leftarrow$ NewRSP \& FFFFFFFFFFFFFFFFFOH;
SS $\leftarrow$ NewSS;
Fl ;
IF IDT gate is 32-bit
THEN
CS:EIP $\leftarrow$ Gate(CS:EIP); (* Segment descriptor information also loaded *)
ELSE
IF IDT gate 16-bit
THEN
CS:IP $\leftarrow$ Gate(CS:IP);
(* Segment descriptor information also loaded *)

```
ELSE (* 64-bit IDT gate *)
CS:RIP \leftarrow Gate(CS:RIP);
(* Segment descriptor information also loaded *)
```

Fl ;

FI;
IF IDT gate is 32-bit
THEN
Push(far pointer to old stack);
(* Old SS and ESP, 3 words padded to 4 *)
Push(EFLAGS);
Push(far pointer to return instruction);
(* Old CS and EIP, 3 words padded to 4 *)
Push(ErrorCode); (* If needed, 4 bytes *)
ELSE
IF IDT gate 16-bit
THEN
Push(far pointer to old stack);
(* Old SS and SP, 2 words *)
Push(EFLAGS(15-0]);
Push(far pointer to return instruction);
(* Old CS and IP, 2 words *)
Push(ErrorCode); (* If needed, 2 bytes *)
ELSE (* 64-bit IDT gate *)
Push(far pointer to old stack);
(* Old SS and SP, each an 8-byte push *)
Push(RFLAGS); (* 8-byte push *)
Push(far pointer to return instruction);
(* Old CS and RIP, each an 8-byte push *)
Push(ErrorCode); (* If needed, 8-bytes *)
FI;
Fl ;
CPL $\leftarrow$ new code-segment DPL;
$\mathrm{CS}(\mathrm{RPL}) \leftarrow \mathrm{CPL}$;
IF IDT gate is interrupt gate
THEN IF $\leftarrow 0$ (* Interrupt flag set to 0, interrupts disabled *); FI;
$\mathrm{TF} \leftarrow 0$;
$\mathrm{VM} \leftarrow 0$;
$\mathrm{RF} \leftarrow 0$;
NT $\leftarrow 0 ;$
END;
INTERRUPT-FROM-VIRTUAL-8086-MODE:
(* Identify stack-segment selector for privilege level 0 in current TSS *)
IF current TSS is 32-bit

## THEN

IF TSS limit < 9
THEN \#TS(error_code(current TSS selector,0,EXT)); FI;
(* idt operand to error_code is 0 because selector is used *)
NewSS $\leftarrow 2$ bytes loaded from (current TSS base + 8);
NewESP $\leftarrow 4$ bytes loaded from (current TSS base +4 );
ELSE (* current TSS is 16 -bit *)
IF TSS limit < 5
THEN \#TS(error_code(current TSS selector,0,EXT)); Fl;
(* idt operand to error_code is 0 because selector is used *)
NewSS $\leftarrow 2$ bytes loaded from (current TSS base + 4);
NewESP $\leftarrow 2$ bytes loaded from (current TSS base +2 );
Fl ;
If NewSS is NULL
THEN \#TS(EXT); Fl; (* Error code contains NULL selector *)
IF NewSS index is not within its descriptor table limits
or NewSS RPL $\neq 0$
THEN \#TS(error_code(NewSS,0,EXT)); Fl;
(* idt operand to error_code is 0 because selector is used *)
Read new stack-segment descriptor for NewSS in GDT or LDT;
IF new stack-segment DPL $\neq 0$ or stack segment does not indicate writable data segment
THEN \#TS(error_code(NewSS,0,EXT)); FI;
(* idt operand to error_code is 0 because selector is used *)
IF new stack segment not present
THEN \#SS(error_code(NewSS,0,EXT)); FI;
(* idt operand to error_code is 0 because selector is used *)
IF IDT gate is 32-bit
THEN
IF new stack does not have room for 40 bytes (error code pushed)
or 36 bytes (no error code pushed)
THEN \#SS(error_code(NewSS,0,EXT)); FI;
(* idt operand to error_code is 0 because selector is used *)
ELSE (* IDT gate is 16 -bit)
IF new stack does not have room for 20 bytes (error code pushed)
or 18 bytes (no error code pushed)
THEN \#SS(error_code(NewSS,0,EXT)); FI;
(* idt operand to error_code is 0 because selector is used *)
FI ;
IF instruction pointer from IDT gate is not within new code-segment limits
THEN \#GP(EXT); Fl; (* Error code contains NULL selector *)
tempEFLAGS $\leftarrow$ EFLAGS;
$\mathrm{VM} \leftarrow 0$;
$\mathrm{TF} \leftarrow 0$;
$\mathrm{RF} \leftarrow 0$;
$\mathrm{NT} \leftarrow 0$;
If service through interrupt gate
THEN IF = 0; FI;
TempSS $\leftarrow$ SS;
TempESP $\leftarrow$ ESP;
SS $\leftarrow$ NewSS;
ESP $\leftarrow$ NewESP;
(* Following pushes are 16 bits for 16-bit IDT gates and 32 bits for 32-bit IDT gates;
Segment selector pushes in 32-bit mode are padded to two words *)
Push(GS);
Push(FS);
Push(DS):
Push(ES);
Push(TempSS);
Push(TempESP);
Push(TempEFlags);
Push(CS);
Push(EIP);
GS $\leftarrow 0$; (* Segment registers made NULL, invalid for use in protected mode *)
$\mathrm{FS} \leftarrow 0$;
DS $\leftarrow 0$;
ES $\leftarrow 0 ;$
CS:IP $\leftarrow$ Gate(CS); (* Segment descriptor information also loaded *)
IF OperandSize = 32
THEN
EIP $\leftarrow$ Gate(instruction pointer);
ELSE (* OperandSize is 16 *)
EIP $\leftarrow$ Gate(instruction pointer) AND 0000FFFFFH;
FI;
(* Start execution of new routine in Protected Mode *)
END;
INTRA-PRIVILEGE-LEVEL-INTERRUPT:
(* PE = 1, DPL = CPL or conforming segment *)
IF IA32_EFER.LMA = 1 (* IA-32e mode *)
IF IDT-descriptor IST $=0$
THEN
TSSstackAddress $\leftarrow($ IDT-descriptor IST < 3) + 28;
IF (TSSstackAddress + 7) > TSS limit
THEN \#TS(error_code(current TSS selector,0,EXT)); Fl;
(* idt operand to error_code is 0 because selector is used *)
NewRSP $\leftarrow 8$ bytes loaded from (current TSS base + TSSstackAddress);
Fl ;

```
IF 32-bit gate (* implies IA32_EFER.LMA = 0 *)
    THEN
        IF current stack does not have room for 16 bytes (error code pushed)
        or }12\mathrm{ bytes (no error code pushed)
            THEN #SS(EXT); Fl; (* Error code contains NULL selector *)
    ELSE IF 16-bit gate (* implies IA32_EFER.LMA = 0 *)
        IF current stack does not have room for 8 bytes (error code pushed)
        or 6 bytes (no error code pushed)
            THEN #SS(EXT); Fl; (* Error code contains NULL selector *)
        ELSE (*IA32_EFER.LMA = 1,64-bit gate*)
            IF NewRSP contains a non-canonical address
                THEN #SS(EXT); (* Error code contains NULL selector *)
    Fl;
FI;
IF (IA32_EFER.LMA = 0) (* Not IA-32e mode *)
    THEN
        IF instruction pointer from IDT gate is not within new code-segment limit
            THEN #GP(EXT); FI; (* Error code contains NULL selector *)
        ELSE
        IF instruction pointer from IDT gate contains a non-canonical address
            THEN #GP(EXT); Fl; (* Error code contains NULL selector *)
        RSP \leftarrow NewRSP & FFFFFFFFFFFFFFFFOH;
Fl;
IF IDT gate is 32-bit (* implies IA32_EFER.LMA = 0 *)
    THEN
        Push (EFLAGS);
        Push (far pointer to return instruction); (* 3 words padded to 4 *)
        CS:EIP \leftarrowGate(CS:EIP); (* Segment descriptor information also loaded *)
        Push (ErrorCode); (* If any *)
        ELSE
            IF IDT gate is 16-bit (* implies IA32_EFER.LMA = 0 *)
            THEN
                    Push (FLAGS);
                    Push (far pointer to return location); (* 2 words *)
                CS:IP \leftarrow Gate(CS:IP);
                (* Segment descriptor information also loaded *)
                    Push (ErrorCode); (* If any *)
                ELSE (* IA32_EFER.LMA = 1, 64-bit gate*)
                    Push(far pointer to old stack);
                    (* Old SS and SP, each an 8-byte push *)
                    Push(RFLAGS); (* 8-byte push *)
                    Push(far pointer to return instruction);
                    (* Old CS and RIP, each an 8-byte push *)
```

```
Push(ErrorCode); (* If needed, 8 bytes *)
CS:RIP \leftarrowGATE(CS:RIP);
(* Segment descriptor information also loaded *)
```

Fl ;

FI;
$\mathrm{CS}(\mathrm{RPL}) \leftarrow \mathrm{CPL}$;
IF IDT gate is interrupt gate
THEN IF $\leftarrow$ 0; FI; (* Interrupt flag set to 0; interrupts disabled *)
$\mathrm{TF} \leftarrow 0$;
$\mathrm{NT} \leftarrow 0$;
$\mathrm{VM} \leftarrow 0$;
$R F \leftarrow 0 ;$
END;

## Flags Affected

The EFLAGS register is pushed onto the stack. The IF, TF, NT, AC, RF, and VM flags may be cleared, depending on the mode of operation of the processor when the INT instruction is executed (see the "Operation" section). If the interrupt uses a task gate, any flags may be set or cleared, controlled by the EFLAGS image in the new task's TSS.

## Protected Mode Exceptions

\#GP(error_code) If the instruction pointer in the IDT or in the interrupt-, trap-, or task gate is beyond the code segment limits.
If the segment selector in the interrupt-, trap-, or task gate is NULL.
If an interrupt-, trap-, or task gate, code segment, or TSS segment selector index is outside its descriptor table limits.
If the interrupt vector number is outside the IDT limits.
If an IDT descriptor is not an interrupt-, trap-, or task-descriptor.
If an interrupt is generated by the INT $n$, INT 3 , or INTO instruction and the DPL of an interrupt-, trap-, or task-descriptor is less than the CPL.

If the segment selector in an interrupt- or trap-gate does not point to a segment descriptor for a code segment.
If the segment selector for a TSS has its local/global bit set for local.
If a TSS segment descriptor specifies that the TSS is busy or not available.
\#SS(error_code) If pushing the return address, flags, or error code onto the stack exceeds the bounds of the stack segment and no stack switch occurs.

If the SS register is being loaded and the segment pointed to is marked not present.
If pushing the return address, flags, error code, or stack segment pointer exceeds the bounds of the new stack segment when a stack switch occurs.
\#NP(error_code) If code segment, interrupt-, trap-, or task gate, or TSS is not present.
\#TS(error_code) If the RPL of the stack segment selector in the TSS is not equal to the DPL of the code segment being accessed by the interrupt or trap gate.
If DPL of the stack segment descriptor pointed to by the stack segment selector in the TSS is not equal to the DPL of the code segment descriptor for the interrupt or trap gate.
If the stack segment selector in the TSS is NULL.
If the stack segment for the TSS is not a writable data segment.
If segment-selector index for stack segment is outside descriptor table limits.

| \#PF(fault-code) | If a page fault occurs. |
| :--- | :--- |
| \#UD | If the LOCK prefix is used. |
| \#AC(EXT) | If alignment checking is enabled, the gate DPL is 3, and a stack |
| push is unaligned. |  |

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the interrupt vector number is outside the IDT limits.
\#SS If stack limit violation on push.
If pushing the return address, flags, or error code onto the stack exceeds the bounds of the stack segment.
\#UD If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

\#GP(error_code) (For INT n, INTO, or BOUND instruction) If the IOPL is less than 3 or the DPL of the interrupt-, trap-, or task-gate descriptor is not equal to 3 .
If the instruction pointer in the IDT or in the interrupt-, trap-, or task gate is beyond the code segment limits.
If the segment selector in the interrupt-, trap-, or task gate is NULL.

If a interrupt-, trap-, or task gate, code segment, or TSS segment selector index is outside its descriptor table limits.

If the interrupt vector number is outside the IDT limits. If an IDT descriptor is not an interrupt-, trap-, or task-descriptor. If an interrupt is generated by the INT $n$ instruction and the DPL of an interrupt-, trap-, or task-descriptor is less than the CPL. If the segment selector in an interrupt- or trap-gate does not point to a segment descriptor for a code segment.

If the segment selector for a TSS has its local/global bit set for local.
\(\left.$$
\begin{array}{ll}\text { \#SS(error_code) } & \begin{array}{l}\text { If the SS register is being loaded and the segment pointed to is } \\
\text { marked not present. }\end{array} \\
& \begin{array}{l}\text { If pushing the return address, flags, error code, stack segment } \\
\text { pointer, or data segments exceeds the bounds of the stack } \\
\text { segment. }\end{array}
$$ <br>
\#NP(error_code) <br>
If code segment, interrupt-, trap-, or task gate, or TSS is not <br>

present.\end{array}\right]\)| If the RPL of the stack segment selector in the TSS is not equal |
| :--- |
| to the DPL of the code segment being accessed by the interrupt |
| or trap gate. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#GP(error_code) If the instruction pointer in the 64-bit interrupt gate or 64-bit trap gate is non-canonical.
If the segment selector in the 64-bit interrupt or trap gate is NULL.
If the interrupt vector number is outside the IDT limits.

If the interrupt vector number points to a gate which is in noncanonical space.
If the interrupt vector number points to a descriptor which is not a 64-bit interrupt gate or 64-bit trap gate.
If the descriptor pointed to by the gate selector is outside the descriptor table limit.
If the descriptor pointed to by the gate selector is in non-canonical space.
If the descriptor pointed to by the gate selector is not a code segment.
If the descriptor pointed to by the gate selector doesn't have the L-bit set, or has both the L-bit and D-bit set.
If the descriptor pointed to by the gate selector has DPL > CPL.
\#SS(error_code) If a push of the old EFLAGS, CS selector, EIP, or error code is in non-canonical space with no stack switch.
If a push of the old SS selector, ESP, EFLAGS, CS selector, EIP, or error code is in non-canonical space on a stack switch (either CPL change or no-CPL with IST).
\#NP(error_code) If the 64-bit interrupt-gate, 64-bit trap-gate, or code segment is not present.
\#TS(error_code) If an attempt to load RSP from the TSS causes an access to noncanonical space.
If the RSP from the TSS is outside descriptor table limits.
\#PF(fault-code) If a page fault occurs.
\#UD
If the LOCK prefix is used.
\#AC(EXT) If alignment checking is enabled, the gate DPL is 3, and a stack push is unaligned.

INVD-Invalidate Internal Caches

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> OF 08 | INVD |
| :--- | :--- | :--- | :--- | :--- | :--- |

NOTES:

* See the IA-32 Architecture Compatibility section below.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Invalidates (flushes) the processor's internal caches and issues a special-function bus cycle that directs external caches to also flush themselves. Data held in internal caches is not written back to main memory.

After executing this instruction, the processor does not wait for the external caches to complete their flushing operation before proceeding with instruction execution. It is the responsibility of hardware to respond to the cache flush signal.
The INVD instruction is a privileged instruction. When the processor is running in protected mode, the CPL of a program or procedure must be 0 to execute this instruction.

Use this instruction with care. Data cached internally and not written back to main memory will be lost. Unless there is a specific requirement or benefit to flushing caches without writing back modified cache lines (for example, testing or fault recovery where cache coherency with main memory is not a concern), software should use the WBINVD instruction.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

The INVD instruction is implementation dependent; it may be implemented differently on different families of Intel 64 or IA-32 processors. This instruction is not supported on IA-32 processors earlier than the Intel486 processor.

## Operation

Flush(InternalCaches);
SignalFlush(ExternalCaches);
Continue (* Continue execution *)
Flags Affected
None.
Protected Mode Exceptions
\#GP(0) If the current privilege level is not 0 .
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) The INVD instruction cannot be executed in virtual-8086 mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

INVLPG-Invalidate TLB Entry

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> Valid | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF 01/7 | INVLPG m | A | Valid | Vavalidate TLB Entry for |  |
|  |  |  |  |  | page that contains $m$. |

NOTES:

* See the IA-32 Architecture Compatibility section below.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (r) | NA | NA | NA |

## Description

Invalidates (flushes) the translation lookaside buffer (TLB) entry specified with the source operand. The source operand is a memory address. The processor determines the page that contains that address and flushes the TLB entry for that page.

The INVLPG instruction is a privileged instruction. When the processor is running in protected mode, the CPL of a program or procedure must be 0 to execute this instruction.

The INVLPG instruction normally flushes the TLB entry only for the specified page; however, in some cases, it flushes the entire TLB. See "MOV-Move to/from Control Registers" in this chapter for further information on operations that flush the TLB.

This instruction's operation is the same in all non-64-bit modes. It also operates the same in 64-bit mode, except if the memory address is in non-canonical form. In this case, INVLPG is the same as a NOP.

## IA-32 Architecture Compatibility

The INVLPG instruction is implementation dependent, and its function may be implemented differently on different families of Intel 64 or IA-32 processors. This instruction is not supported on IA-32 processors earlier than the Intel486 processor.

## Operation

Flush(RelevantTLBEntries);
Continue; (* Continue execution *)
Flags Affected
None.
Protected Mode Exceptions

| \#GP(0) | If the current privilege level is not 0. |
| :--- | :--- |
| \#UD | Operand is a register. |
|  | If the LOCK prefix is used. |

Real-Address Mode Exceptions
\#UD
Operand is a register.
If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) The INVLPG instruction cannot be executed at the virtual-8086 mode.

## 64-Bit Mode Exceptions

| \#GP(0) | If the current privilege level is not 0. |
| :--- | :--- |
| \#UD | Operand is a register. |
|  | If the LOCK prefix is used. |

## IRET/IRETD-Interrupt Return

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CF | IRET | A | Valid | Valid | Interrupt return (16-bit operand size). |
| CF | IRETD | A | Valid | Valid | Interrupt return (32-bit operand size). |
| REX. W + CF | IRETQ | A | Valid | N.E. | Interrupt return (64-bit operand size). |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Returns program control from an exception or interrupt handler to a program or procedure that was interrupted by an exception, an external interrupt, or a softwaregenerated interrupt. These instructions are also used to perform a return from a nested task. (A nested task is created when a CALL instruction is used to initiate a task switch or when an interrupt or exception causes a task switch to an interrupt or exception handler.) See the section titled "Task Linking" in Chapter 7 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

IRET and IRETD are mnemonics for the same opcode. The IRETD mnemonic (interrupt return double) is intended for use when returning from an interrupt when using the 32 -bit operand size; however, most assemblers use the IRET mnemonic interchangeably for both operand sizes.

In Real-Address Mode, the IRET instruction preforms a far return to the interrupted program or procedure. During this operation, the processor pops the return instruction pointer, return code segment selector, and EFLAGS image from the stack to the EIP, CS, and EFLAGS registers, respectively, and then resumes execution of the interrupted program or procedure.

In Protected Mode, the action of the IRET instruction depends on the settings of the NT (nested task) and VM flags in the EFLAGS register and the VM flag in the EFLAGS image stored on the current stack. Depending on the setting of these flags, the processor performs the following types of interrupt returns:

- Return from virtual-8086 mode.
- Return to virtual-8086 mode.
- Intra-privilege level return.
- Inter-privilege level return.
- Return from nested task (task switch).

If the NT flag (EFLAGS register) is cleared, the IRET instruction performs a far return from the interrupt procedure, without a task switch. The code segment being returned to must be equally or less privileged than the interrupt handler routine (as indicated by the RPL field of the code segment selector popped from the stack).

As with a real-address mode interrupt return, the IRET instruction pops the return instruction pointer, return code segment selector, and EFLAGS image from the stack to the EIP, CS, and EFLAGS registers, respectively, and then resumes execution of the interrupted program or procedure. If the return is to another privilege level, the IRET instruction also pops the stack pointer and SS from the stack, before resuming program execution. If the return is to virtual-8086 mode, the processor also pops the data segment registers from the stack.
If the NT flag is set, the IRET instruction performs a task switch (return) from a nested task (a task called with a CALL instruction, an interrupt, or an exception) back to the calling or interrupted task. The updated state of the task executing the IRET instruction is saved in its TSS. If the task is re-entered later, the code that follows the IRET instruction is executed.

If the NT flag is set and the processor is in IA-32e mode, the IRET instruction causes a general protection exception.
In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.W prefix promotes operation to 64 bits (IRETQ). See the summary chart at the beginning of this section for encoding data and limits.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 22 of the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for more information about the behavior of this instruction in VMX non-root operation.

## Operation

```
IF PE = 0
    THEN
    GOTO REAL-ADDRESS-MODE;
ELSE
    IF (IA32_EFER.LMA = 0)
                THEN (* Protected mode *)
                GOTO PROTECTED-MODE;
                ELSE (* IA-32e mode *)
                GOTO IA-32e-MODE;
            FI;
Fl;
REAL-ADDRESS-MODE;
    IF OperandSize = 32
        THEN
        IF top 12 bytes of stack not within stack limits
                THEN #SS; Fl;
```

```
    tempEIP }\leftarrow4\mathrm{ bytes at end of stack
    IF tempEIP[31:16] is not zero THEN #GP(0); Fl;
    EIP}\leftarrowP\operatorname{Pop();
    CS \leftarrowPop(); (* 32-bit pop, high-order 16 bits discarded *)
    tempEFLAGS \leftarrow Pop();
    EFLAGS \leftarrow (tempEFLAGS AND 257FD5H) OR (EFLAGS AND 1A0000H);
    ELSE (* OperandSize = 16 *)
        IF top 6 bytes of stack are not within stack limits
            THEN #SS; Fl;
        EIP \leftarrowPop(); (* 16-bit pop; clear upper 16 bits *)
        CS \leftarrowPop(); (* 16-bit pop *)
        EFLAGS[15:0]}\leftarrowPop()
    Fl;
    END;
PROTECTED-MODE:
    IF VM = 1 (* Virtual-8086 mode: PE = 1, VM = 1 *)
        THEN
        GOTO RETURN-FROM-VIRTUAL-8086-MODE; (* PE = 1, VM = 1 *)
Fl;
IF NT = 1
        THEN
            GOTO TASK-RETURN; (* PE = 1, VM = 0, NT = 1 *)
    Fl;
    IF OperandSize = 32
        THEN
            IF top 12 bytes of stack not within stack limits
                THEN #SS(0); Fl;
            tempEIP }\leftarrow\mathrm{ Pop();
            tempCS }\leftarrowP\operatorname{Pop();
            tempEFLAGS \leftarrow Pop();
        ELSE (* OperandSize = 16 *)
            IF top 6 bytes of stack are not within stack limits
                THEN #SS(0); Fl;
            tempEIP \leftarrowPop();
            tempCS }\leftarrow
            tempEFLAGS \leftarrow Pop();
            tempEIP \leftarrow tempEIP AND FFFFH;
            tempEFLAGS }\leftarrow\mathrm{ tempEFLAGS AND FFFFH;
    FI;
    IF tempEFLAGS(VM) = 1 and CPL = 0
        THEN
            GOTO RETURN-TO-VIRTUAL-8086-MODE;
        ELSE
```


## GOTO PROTECTED-MODE-RETURN;

FI;

```
IA-32e-MODE:
    IF NT = 1
    THEN #GP(0);
    ELSE IF OperandSize = 32
    THEN
        IF top 12 bytes of stack not within stack limits
            THEN #SS(0); Fl;
        tempEIP \leftarrow Pop();
        tempCS }\leftarrow
        tempEFLAGS }\leftarrow
    ELSE IF OperandSize = 16
        THEN
            IF top 6 bytes of stack are not within stack limits
                THEN #SS(0); Fl;
                tempEIP }\leftarrow\mathrm{ Pop();
                tempCS }\leftarrowP\operatorname{Pop();
                tempEFLAGS }\leftarrowP\operatorname{Pop();
                tempEIP \leftarrow tempEIP AND FFFFH;
                tempEFLAGS }\leftarrow\mathrm{ tempEFLAGS AND FFFFH;
        Fl;
    ELSE (* OperandSize = 64 *)
        THEN
            tempRIP }\leftarrow\mathrm{ Pop();
            tempCS }\leftarrowP\operatorname{Pop();
            tempEFLAGS }\leftarrowP\operatorname{Pop();
            tempRSP \leftarrowPop();
            tempSS }\leftarrow\textrm{Pop();
```

    FI;
    GOTO IA-32e-MODE-RETURN;
    
## RETURN-FROM-VIRTUAL-8086-MODE:

(* Processor is in virtual-8086 mode when IRET is executed and stays in virtual-8086 mode *)
IF IOPL = 3 (* Virtual mode: PE = 1, VM = 1, IOPL = 3 *)
THEN IF OperandSize $=32$
THEN
IF top 12 bytes of stack not within stack limits
THEN \#SS(0); Fl;
IF instruction pointer not within code segment limits
THEN \#GP(0); FI;
EIP $\leftarrow \operatorname{Pop}() ;$
CS $\leftarrow \operatorname{Pop}()$; (* 32-bit pop, high-order 16 bits discarded *)
EFLAGS $\leftarrow \operatorname{Pop}() ;$

```
            (* VM, IOPL,VIP and VIF EFLAG bits not modified by pop *)
        ELSE (* OperandSize = 16 *)
            IF top 6 bytes of stack are not within stack limits
                    THEN #SS(0); FI;
            IF instruction pointer not within code segment limits
                    THEN #GP(0); FI;
            EIP }\leftarrow\textrm{Pop}()
            EIP \leftarrow EIP AND 0000FFFFH;
            CS}\leftarrowPop(); (* 16-bit pop *
            EFLAGS[15:0] \leftarrow Pop(); (* IOPL in EFLAGS not modified by pop *)
        FI;
            ELSE
        #GP(0); (* Trap to virtual-8086 monitor: PE = 1, VM = 1, IOPL < 3 *)
    FI;
END;
RETURN-TO-VIRTUAL-8086-MODE:
(* Interrupted procedure was in virtual-8086 mode: \(\mathrm{PE}=1, \mathrm{CPL}=0, \mathrm{VM}=1\) in flag image *)
If top 24 bytes of stack are not within stack segment limits
THEN \#SS(0); FI;
IF instruction pointer not within code segment limits
THEN \#GP(0); FI;
CS \(\leftarrow\) tempCS;
EIP \(\leftarrow\) tempEIP \& FFFFH;
EFLAGS \(\leftarrow\) tempEFLAGS;
TempESP \(\leftarrow\) Pop();
TempSS \(\leftarrow\) Pop();
ES \(\leftarrow\) Pop(); (* Pop 2 words; throw away high-order word *)
DS \(\leftarrow\) Pop(); (* Pop 2 words; throw away high-order word *)
FS \(\leftarrow\) Pop(); ( ( Pop 2 words; throw away high-order word *)
GS \(\leftarrow\) Pop(); (* Pop 2 words; throw away high-order word *)
SS:ESP \(\leftarrow\) TempSS:TempESP;
CPL \(\leftarrow 3\);
(* Resume execution in Virtual-8086 mode *)
END;
TASK-RETURN: (* PE = 1, VM = 0, NT = 1 *)
Read segment selector in link field of current TSS;
IF local/global bit is set to local
or index not within GDT limits
THEN \#TS (TSS selector); FI;
Access TSS for task specified in link field of current TSS;
IF TSS descriptor type is not TSS or if the TSS is marked not busy
```

THEN \#TS (TSS selector); Fl;
IF TSS not present
THEN \#NP(TSS selector); FI;
SWITCH-TASKS (without nesting) to TSS specified in link field of current TSS;
Mark the task just abandoned as NOT BUSY;
IF EIP is not within code segment limit
THEN \#GP(0); FI;
END;

PROTECTED-MODE-RETURN: (* PE = 1 *)
IF return code segment selector is NULL
THEN GP(0); FI;
IF return code segment selector addresses descriptor beyond descriptor table limit
THEN GP(selector); FI;
Read segment descriptor pointed to by the return code segment selector;
IF return code segment descriptor is not a code segment
THEN \#GP(selector); FI;
IF return code segment selector RPL < CPL
THEN \#GP(selector); FI;
IF return code segment descriptor is conforming and return code segment DPL > return code segment selector RPL

THEN \#GP(selector); Fl;
IF return code segment descriptor is not present
THEN \#NP(selector); FI;
IF return code segment selector RPL > CPL
THEN GOTO RETURN-OUTER-PRIVILEGE-LEVEL;
ELSE GOTO RETURN-TO-SAME-PRIVILEGE-LEVEL; FI;
END;

```
RETURN-TO-SAME-PRIVILEGE-LEVEL: (* PE = 1,RPL = CPL *)
    IF new mode = 64-Bit Mode
        THEN
        IF tempEIP is not within code segment limits
            THEN #GP(0); FI;
        EIP \leftarrow tempEIP;
    ELSE (* new mode = 64-bit mode *)
        IF tempRIP is non-canonical
                THEN #GP(0); FI;
        RIP }\leftarrow\mathrm{ tempRIP;
    Fl;
    CS }\leftarrow\mathrm{ tempCS; (* Segment descriptor information also loaded *)
    EFLAGS (CF, PF, AF, ZF, SF, TF, DF, OF, NT) \leftarrow tempEFLAGS;
    IF OperandSize = 32 or OperandSize = 64
```

```
    THEN EFLAGS(RF, AC, ID) \leftarrow tempEFLAGS; FI;
IF CPL \leqIOPL
    THEN EFLAGS(IF) \leftarrow tempEFLAGS; FI;
IF CPL = 0
    THEN (* VM = 0 in flags image *)
    EFLAGS(IOPL) \leftarrow tempEFLAGS;
    IF OperandSize = 32 or OperandSize = 64
        THEN EFLAGS(VIF, VIP) \leftarrow tempEFLAGS; FI;
    Fl;
END;
RETURN-TO-OUTER-PRIVILEGE-LEVEL:
    IF OperandSize = 32
    THEN
        IF top 8 bytes on stack are not within limits
            THEN #SS(0); Fl;
    ELSE (* OperandSize = 16 *)
        IF top 4 bytes on stack are not within limits
            THEN #SS(0); Fl;
        Fl;
        Read return segment selector;
        IF stack segment selector is NULL
            THEN #GP(0); Fl;
        IF return stack segment selector index is not within its descriptor table limits
            THEN #GP(SSselector); FI;
        Read segment descriptor pointed to by return segment selector;
        IF stack segment selector RPL = RPL of the return code segment selector
        or the stack segment descriptor does not indicate a a writable data segment;
        or the stack segment DPL == RPL of the return code segment selector
            THEN #GP(SS selector); FI;
        IF stack segment is not present
            THEN #SS(SS selector); FI;
        IF new mode }==64\mathrm{ -Bit Mode
            THEN
        IF tempEIP is not within code segment limits
            THEN #GP(0); FI;
        EIP \leftarrow tempEIP;
    ELSE (* new mode = 64-bit mode *)
        IF tempRIP is non-canonical
                THEN #GP(0); Fl;
    RIP }\leftarrow\mathrm{ tempRIP;
    Fl;
    CS }\leftarrow\mathrm{ tempCS;
```

```
    EFLAGS (CF, PF, AF, ZF, SF, TF, DF, OF, NT) \leftarrow tempEFLAGS;
    IF OperandSize = 32
    THEN EFLAGS(RF, AC,ID) \leftarrow tempEFLAGS; FI;
    IF CPL \leqIOPL
    THEN EFLAGS(IF) \leftarrow tempEFLAGS; FI;
    IF CPL = 0
    THEN
        EFLAGS(IOPL) \leftarrow tempEFLAGS;
        IF OperandSize = 32
            THEN EFLAGS(VM, VIF, VIP) \leftarrow tempEFLAGS; FI;
        IF OperandSize = 64
            THEN EFLAGS(VIF, VIP) \leftarrow tempEFLAGS; FI;
    Fl;
    CPL}\leftarrow\textrm{RPL}\mathrm{ of the return code segment selector;
    FOR each of segment register (ES, FS, GS, and DS)
    DO
        IF segment register points to data or non-conforming code segment
        and CPL > segment descriptor DPL (* Stored in hidden part of segment register *)
            THEN (* Segment register invalid *)
                SegmentSelector }\leftarrow0; (* NULL segment selector *)
        Fl;
    OD;
END;
IA-32e-MODE-RETURN: (*IA32_EFER.LMA = 1, PE = 1 *)
    IF ( (return code segment selector is NULL) or (return RIP is non-canonical) or
        (SS selector is NULL going back to compatibility mode) or
        (SS selector is NULL going back to CPL3 64-bit mode) or
        (RPL <> CPL going back to non-CPL3 64-bit mode for a NULL SS selector) )
    THEN GP(0); FI;
    IF return code segment selector addresses descriptor beyond descriptor table limit
    THEN GP(selector); Fl;
    Read segment descriptor pointed to by the return code segment selector;
    IF return code segment descriptor is not a code segment
    THEN #GP(selector); FI;
    IF return code segment selector RPL < CPL
    THEN #GP(selector); FI;
    IF return code segment descriptor is conforming
    and return code segment DPL > return code segment selector RPL
    THEN #GP(selector); FI;
    IF return code segment descriptor is not present
    THEN #NP(selector); FI;
    IF return code segment selector RPL > CPL
```

THEN GOTO RETURN-OUTER-PRIVILEGE-LEVEL;
ELSE GOTO RETURN-TO-SAME-PRIVILEGE-LEVEL; FI;
END;

## Flags Affected

All the flags and fields in the EFLAGS register are potentially modified, depending on the mode of operation of the processor. If performing a return from a nested task to a previous task, the EFLAGS register will be modified according to the EFLAGS image stored in the previous task's TSS.

## Protected Mode Exceptions

| \#GP(0) | If the return code or stack segment selector is NULL. |
| :--- | :--- |
|  | If the return instruction pointer is not within the return code |
| segment limit. |  |

Real-Address Mode Exceptions
\#GP If the return instruction pointer is not within the return code segment limit.
\#SS If the top bytes of stack are not within stack limits.

## Virtual-8086 Mode Exceptions

\#GP(0) If the return instruction pointer is not within the return code segment limit.
IF IOPL not equal to 3 .
\#PF(fault-code) If a page fault occurs.
\#SS(0) If the top bytes of stack are not within stack limits.
\# $\mathrm{AC}(0) \quad$ If an unaligned memory reference occurs and alignment checking is enabled.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

\#GP(0) If EFLAGS.NT[bit 14] = 1 .
Other exceptions same as in Protected Mode.

## 64-Bit Mode Exceptions

| \#GP(0) | If EFLAGS.NT[bit 14] = 1. |
| :---: | :---: |
|  | If the return code segment selector is NULL. |
|  | If the stack segment selector is NULL going back to compatibility mode. |
|  | If the stack segment selector is NULL going back to CPL3 64-bit mode. |
|  | If a NULL stack segment selector RPL is not equal to CPL going back to non-CPL3 64-bit mode. |
|  | If the return instruction pointer is not within the return code segment limit. |
|  | If the return instruction pointer is non-canonical. |
| \#GP(Selector) | If a segment selector index is outside its descriptor table limits. |
|  | If a segment descriptor memory address is non-canonical. |
|  | If the segment descriptor for a code segment does not indicate it is a code segment. |
|  | If the proposed new code segment descriptor has both the D-bit and L-bit set. |
|  | If the DPL for a nonconforming-code segment is not equal to the RPL of the code segment selector. |
|  | If CPL is greater than the RPL of the code segment selector. |

If the DPL of a conforming-code segment is greater than the return code segment selector RPL.
If the stack segment is not a writable data segment.
If the stack segment descriptor DPL is not equal to the RPL of the return code segment selector.
If the stack segment selector RPL is not equal to the RPL of the return code segment selector.

| \#SS(0) | If an attempt to pop a value off the stack violates the SS limit. |
| :--- | :--- |
|  | If an attempt to pop a value off the stack causes a non-canonical <br> address to be referenced. |
| \#NP(selector) | If the return code or stack segment is not present. <br> \#PF(fault-code) |
| If a page fault occurs. <br> \#AC(0) | If an unaligned memory reference occurs when the CPL is 3 and <br> alignment checking is enabled. |
| \#UD | If the LOCK prefix is used. |

Jcc-Jump if Condition Is Met

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 77 cb | JA rel8 | A | Valid | Valid | Jump short if above (CF=0 and $\mathrm{ZF}=0$ ). |
| 73 cb | JAE rel8 | A | Valid | Valid | Jump short if above or equal (CF=0). |
| 72 cb | JB rel8 | A | Valid | Valid | Jump short if below (CF=1). |
| 76 cb | JBE rel8 | A | Valid | Valid | Jump short if below or equal ( $C F=1$ or $Z F=1$ ). |
| 72 cb | JC rel8 | A | Valid | Valid | Jump short if carry (CF=1). |
| E3 cb | JCXZ rel8 | A | N.E. | Valid | Jump short if CX register is 0. |
| E3 cb | JECXZ rel8 | A | Valid | Valid | Jump short if ECX register is 0. |
| E3 cb | JRCXZ rel8 | A | Valid | N.E. | Jump short if RCX register is 0. |
| $74 c b$ | JE rel8 | A | Valid | Valid | Jump short if equal (ZF=1). |
| 7F cb | JG rel8 | A | Valid | Valid | Jump short if greater ( $\mathrm{ZF}=0$ and $\mathrm{SF}=\mathrm{OF}$ ). |
| 7 D cb | JGE rel8 | A | Valid | Valid | Jump short if greater or equal (SF=OF). |
| 7C cb | J rel8 | A | Valid | Valid | Jump short if less ( $\mathrm{SF} \neq \mathrm{OF}$ ). |
| 7E cb | JLE rel8 | A | Valid | Valid | Jump short if less or equal ( $\mathrm{ZF}=1$ or $\mathrm{SF} \neq \mathrm{OF}$ ). |
| 76 cb | JNA rel8 | A | Valid | Valid | Jump short if not above ( $C F=1$ or $Z F=1$ ). |
| 72 cb | JNAE rel8 | A | Valid | Valid | Jump short if not above or equal (CF=1). |
| 73 cb | JNB rel8 | A | Valid | Valid | Jump short if not below (CF=0). |
| 77 cb | JNBE rel8 | A | Valid | Valid | Jump short if not below or equal ( $\mathrm{CF}=0$ and $\mathrm{ZF}=0$ ). |
| 73 cb | JNC rel8 | A | Valid | Valid | Jump short if not carry (CF=0). |
| 75 cb | JNE rel8 | A | Valid | Valid | Jump short if not equal $(\mathrm{ZF}=0)$ |
| 7E cb | JNG rel8 | A | Valid | Valid | Jump short if not greater ( $\mathrm{ZF}=1$ or $\mathrm{SF} \neq \mathrm{OF}$ ). |


| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \hline 64-\text { Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 Cb | JNGE rel8 | A | Valid | Valid | Jump short if not greater or equal (SF= OF). |
| 7D cb | JNL rel8 | A | Valid | Valid | Jump short if not less ( $\mathrm{SF}=\mathrm{OF}$ ). |
| 7F cb | JNLE rel8 | A | Valid | Valid | Jump short if not less or equal (ZF=0 and SF=0F). |
| 71 cb | JNO rel8 | A | Valid | Valid | Jump short if not overflow $\text { ( } \mathrm{OF}=0 \text { ). }$ |
| 7 Bcb | JNP rel8 | A | Valid | Valid | Jump short if not parity (PF=0). |
| 79 cb | JNS rel8 | A | Valid | Valid | Jump short if not sign ( $\mathrm{SF}=0$ ). |
| $75 c b$ | JNZ rel8 | A | Valid | Valid | Jump short if not zero $(Z F=0)$ |
| 70 cb | J0 rel8 | A | Valid | Valid | Jump short if overflow ( $\mathrm{OF}=1$ ). |
| 7 Acb | JP rel8 | A | Valid | Valid | Jump short if parity ( $\mathrm{PF}=1$ ). |
| 7A cb | JPE rel8 | A | Valid | Valid | Jump short if parity even (PF=1). |
| 7 Bcb | JPO rel8 | A | Valid | Valid | Jump short if parity odd (PF=0). |
| 78 cb | JS rel8 | A | Valid | Valid | Jump short if sign ( $\mathrm{SF}=1$ ). |
| 74 cb | JZ rel8 | A | Valid | Valid | Jump short if zero ( $\mathrm{ZF} \leftarrow 1$ ). |
| Of 87 cw | JA rel16 | A | N.S. | Valid | Jump near if above (CF=0 and $\mathrm{ZF}=0$ ). Not supported in 64-bit mode. |
| OF 87 cd | JA rel32 | A | Valid | Valid | Jump near if above (CF=0 and $\mathrm{ZF}=0$ ). |
| OF 83 cw | JAE rel16 | A | N.S. | Valid | Jump near if above or equal (CF=0). Not supported in 64bit mode. |
| Of 83 cd | JAE rel32 | A | Valid | Valid | Jump near if above or equal (CF=0). |
| Of 82 cw | JB rel16 | A | N.S. | Valid | Jump near if below ( $C F=1$ ). Not supported in 64-bit mode. |
| OF 82 cd | JB rel32 | A | Valid | Valid | Jump near if below (CF=1). |


| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 86 cw | JBE rel16 | A | N.S. | Valid | Jump near if below or equal (CF=1 or $\mathrm{ZF}=1$ ). Not supported in 64-bit mode. |
| OF 86 cd | JBE rel32 | A | Valid | Valid | Jump near if below or equal ( $\mathrm{CF}=1$ or $\mathrm{ZF}=1$ ). |
| OF 82 cw | JC rel16 | A | N.S. | Valid | Jump near if carry ( $C F=1$ ). Not supported in 64-bit mode. |
| OF 82 cd | JC rel32 | A | Valid | Valid | Jump near if carry ( $\mathrm{CF}=1$ ). |
| OF 84 cw | JE rel16 | A | N.S. | Valid | Jump near if equal ( $\mathrm{ZF}=1$ ). Not supported in 64-bit mode. |
| OF 84 cd | JE rel32 | A | Valid | Valid | Jump near if equal ( $\mathrm{ZF}=1$ ). |
| OF 84 cw | JZ rel16 | A | N.S. | Valid | Jump near if $0(Z F=1)$. Not supported in 64-bit mode. |
| OF 84 cd | JZ rel32 | A | Valid | Valid | Jump near if 0 (ZF=1). |
| OF 8F cw | JG rel16 | A | N.S. | Valid | Jump near if greater (ZF=0 and $\mathrm{SF}=\mathrm{OF}$ ). Not supported in 64-bit mode. |
| OF 8F cd | JG rel32 | A | Valid | Valid | Jump near if greater ( $\mathrm{ZF}=0$ and $\mathrm{SF}=\mathrm{OF}$ ). |
| OF 8D cw | JGE rel16 | A | N.S. | Valid | Jump near if greater or equal (SF=OF). Not supported in 64-bit mode. |
| OF 8D cd | JGE rel32 | A | Valid | Valid | Jump near if greater or equal (SF=OF). |
| OF 8C cw | JL rel16 | A | N.S. | Valid | Jump near if less ( $\mathrm{SF} \neq \mathrm{OF}$ ). Not supported in 64-bit mode. |
| OF 8C cd | JL rel32 | A | Valid | Valid | Jump near if less (SF= OF). |
| OF 8 Ec | JLE rel16 | A | N.S. | Valid | Jump near if less or equal ( $\mathrm{ZF}=1$ or $\mathrm{SF} \neq \mathrm{OF}$ ). Not supported in 64-bit mode. |
| OF 8E cd | JLE rel32 | A | Valid | Valid | Jump near if less or equal ( $\mathrm{Zf}=1$ or $\mathrm{SF} \neq \mathrm{OF}$ ). |


| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 86 cw | JNA rel16 | A | N.S. | Valid | Jump near if not above ( $C F=1$ or $Z F=1$ ). Not supported in 64-bit mode. |
| OF 86 cd | JNA rel32 | A | Valid | Valid | Jump near if not above ( $C F=1$ or $Z F=1$ ). |
| Of 82 cw | JNAE rel16 | A | N.S. | Valid | Jump near if not above or equal ( $C F=1$ ). Not supported in 64-bit mode. |
| OF 82 cd | JNAE rel32 | A | Valid | Valid | Jump near if not above or equal (CF=1). |
| OF 83 cw | JNB rel16 | A | N.S. | Valid | Jump near if not below (CF=0). Not supported in 64bit mode. |
| OF 83 cd | JNB rel32 | A | Valid | Valid | Jump near if not below ( $\mathrm{CF}=0$ ). |
| OF 87 cw | JNBE rel16 | A | N.S. | Valid | Jump near if not below or equal ( $C F=0$ and $Z F=0$ ). Not supported in 64-bit mode. |
| OF 87 cd | JNBE rel32 | A | Valid | Valid | Jump near if not below or equal ( $C F=0$ and $Z F=0$ ). |
| Of 83 cw | JNC rel16 | A | N.S. | Valid | Jump near if not carry (CF=0). Not supported in 64bit mode. |
| OF 83 cd | JNC rel32 | A | Valid | Valid | Jump near if not carry (CF=0). |
| OF 85 cw | JNE rel16 | A | N.S. | Valid | Jump near if not equal (ZF=0). Not supported in 64-bit mode. |
| OF 85 cd | JNE rel32 | A | Valid | Valid | Jump near if not equal (ZF=0). |
| OF 8E cw | JNG rel16 | A | N.S. | Valid | Jump near if not greater ( $\mathrm{ZF}=1$ or $\mathrm{SF} \neq \mathrm{OF}$ ). Not supported in 64-bit mode. |
| OF 8E cd | JNG rel32 | A | Valid | Valid | Jump near if not greater ( $\mathrm{ZF}=1$ or $\mathrm{SF} \neq \mathrm{OF}$ ). |
| OF 8C cw | JNGE rel16 | A | N.S. | Valid | Jump near if not greater or equal ( $\mathrm{SF} \neq \mathrm{OF}$ ). Not supported in 64-bit mode. |


| Opcode | Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 8C cd | JNGE rel32 | A | Valid | Valid | Jump near if not greater or equal (SF $=0$ OF). |
| OF 8D cw | JNL rel16 | A | N.S. | Valid | Jump near if not less ( $\mathrm{SF}=\mathrm{OF}$ ). Not supported in 64-bit mode. |
| OF 8D cd | JNL rel32 | A | Valid | Valid | Jump near if not less (SF=OF). |
| OF 8F cw | JNLE rel16 | A | N.S. | Valid | Jump near if not less or equal ( $\mathrm{ZF}=0$ and $\mathrm{SF}=0 \mathrm{~F}$ ). Not supported in 64-bit mode. |
| OF 8F cd | JNLE rel32 | A | Valid | Valid | Jump near if not less or equal (ZF=0 and SF=OF). |
| OF 81 cw | JNO rel16 | A | N.S. | Valid | Jump near if not overflow ( $\mathrm{OF}=0$ ). Not supported in 64-bit mode. |
| Of 81 cd | JNO rel32 | A | Valid | Valid | Jump near if not overflow ( $\mathrm{OF}=0$ ). |
| OF 8 Bcw | JNP rel16 | A | N.S. | Valid | Jump near if not parity ( $\mathrm{PF}=0$ ). Not supported in 64bit mode. |
| OF 8B cd | JNP rel32 | A | Valid | Valid | Jump near if not parity (PF=0). |
| OF 89 cw | JNS rel16 | A | N.S. | Valid | Jump near if not sign ( $\mathrm{SF}=0$ ). Not supported in 64-bit mode. |
| OF 89 cd | JNS rel32 | A | Valid | Valid | Jump near if not sign (SF=0). |
| OF 85 cw | JNZ rel16 | A | N.S. | Valid | Jump near if not zero (ZF=0). Not supported in 64-bit mode. |
| OF 85 cd | JNZ rel32 | A | Valid | Valid | Jump near if not zero $(\mathrm{ZF}=0)$ |
| OF 80 cw | JO rel16 | A | N.S. | Valid | Jump near if overflow ( $0 F=1$ ). Not supported in 64-bit mode. |
| OF 80 cd | J0 rel32 | A | Valid | Valid | Jump near if overflow ( $O F=1$ ). |


| Opcode | Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 8A cw | JP rel16 | A | N.S. | Valid | Jump near if parity ( $\mathrm{PF}=1$ ). Not supported in 64-bit mode. |
| OF 8A cd | JP rel32 | A | Valid | Valid | Jump near if parity ( $\mathrm{PF}=1$ ). |
| OF 8A cw | JPE rel16 | A | N.S. | Valid | Jump near if parity even (PF=1). Not supported in 64bit mode. |
| OF 8A cd | JPE rel32 | A | Valid | Valid | Jump near if parity even ( $\mathrm{PF}=1$ ). |
| OF 8B cw | JPO rel16 | A | N.S. | Valid | Jump near if parity odd (PF=0). Not supported in 64bit mode. |
| OF 8B cd | JPO rel32 | A | Valid | Valid | Jump near if parity odd ( $\mathrm{PF}=0$ ). |
| OF 88 cw | JS rel16 | A | N.S. | Valid | Jump near if sign ( $\mathrm{SF}=1$ ). Not supported in 64-bit mode. |
| OF 88 cd | JS rel32 | A | Valid | Valid | Jump near if sign ( $\mathrm{SF}=1$ ). |
| OF 84 cw | JZ rel16 | A | N.S. | Valid | Jump near if $0(Z F=1)$. Not supported in 64-bit mode. |
| OF 84 cd | JZ rel32 | A | Valid | Valid | Jump near if 0 (ZF=1). |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | Offset | NA | NA | NA |

## Description

Checks the state of one or more of the status flags in the EFLAGS register (CF, OF, PF, $S F$, and $Z F$ ) and, if the flags are in the specified state (condition), performs a jump to the target instruction specified by the destination operand. A condition code (cc) is associated with each instruction to indicate the condition being tested for. If the condition is not satisfied, the jump is not performed and execution continues with the instruction following the Jcc instruction.

The target instruction is specified with a relative offset (a signed offset relative to the current value of the instruction pointer in the EIP register). A relative offset (re/8, rel16, or rel32) is generally specified as a label in assembly code, but at the machine code level, it is encoded as a signed, 8 -bit or 32 -bit immediate value, which is added to the instruction pointer. Instruction coding is most efficient for offsets of -128 to
+127. If the operand-size attribute is 16, the upper two bytes of the EIP register are cleared, resulting in a maximum instruction pointer size of 16 bits.
The conditions for each Jcc mnemonic are given in the "Description" column of the table on the preceding page. The terms "less" and "greater" are used for comparisons of signed integers and the terms "above" and "below" are used for unsigned integers.
Because a particular state of the status flags can sometimes be interpreted in two ways, two mnemonics are defined for some opcodes. For example, the JA (jump if above) instruction and the JNBE (jump if not below or equal) instruction are alternate mnemonics for the opcode 77 H .
The Jcc instruction does not support far jumps (jumps to other code segments). When the target for the conditional jump is in a different segment, use the opposite condition from the condition being tested for the Jcc instruction, and then access the target with an unconditional far jump (JMP instruction) to the other segment. For example, the following conditional far jump is illegal:

JZ FARLABEL;
To accomplish this far jump, use the following two instructions:
JNZ BEYOND;
JMP FARLABEL;
BEYOND:
The JRCXZ, JECXZ and JCXZ instructions differ from other Jcc instructions because they do not check status flags. Instead, they check RCX, ECX or CX for 0 . The register checked is determined by the address-size attribute. These instructions are useful when used at the beginning of a loop that terminates with a conditional loop instruction (such as LOOPNE). They can be used to prevent an instruction sequence from entering a loop when RCX, ECX or CX is 0 . This would cause the loop to execute $2^{64}$, $2^{32}$ or 64 K times (not zero times).
All conditional jumps are converted to code fetches of one or two cache lines, regardless of jump address or cacheability.

In 64-bit mode, operand size is fixed at 64 bits. JMP Short is RIP $=$ RIP +8 -bit offset sign extended to 64 bits. JMP Near is RIP $=$ RIP +32 -bit offset sign extended to 64-bits.

## Operation

If condition
THEN
tempEIP $\leftarrow$ EIP + SignExtend(DEST);
IF OperandSize $=16$
THEN tempEIP $\leftarrow$ tempEIP AND 0000FFFFH;
FI ;
IF tempEIP is not within code segment limit
THEN \#GP(0);

```
        ELSE EIP }\leftarrow\mathrm{ tempEIP
    Fl;
Fl;
```

Protected Mode Exceptions
\#GP(0) If the offset being jumped to is beyond the limits of the CS
segment.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If the offset being jumped to is beyond the limits of the CS
segment or is outside of the effective address space from 0 to
FFFFH. This condition can occur if a 32 -bit address size override
prefix is used.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
Same exceptions as in real address mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#GP(0) If the memory address is in a non-canonical form.
\#UD If the LOCK prefix is used.

JMP-Jump

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EB cb | JMP rel8 | A | Valid | Valid | Jump short, RIP = RIP + 8-bit displacement sign extended to 64-bits |
| E9 cw | JMP rel16 | A | N.S. | Valid | Jump near, relative, displacement relative to next instruction. Not supported in 64-bit mode. |
| E9 cd | JMP rel32 | A | Valid | Valid | Jump near, relative, RIP = RIP + 32-bit displacement sign extended to 64-bits |
| FF /4 | JMP r/m16 | B | N.S. | Valid | Jump near, absolute indirect, address = zero-extended r/m16. Not supported in 64bit mode. |
| FF /4 | JMP r/m32 | B | N.S. | Valid | Jump near, absolute indirect, address given in r/m32. Not supported in 64-bit mode. |
| FF /4 | JMP r/m64 | B | Valid | N.E. | Jump near, absolute indirect, RIP $=64$-Bit offset from register or memory |
| EA cd | JMP ptr16:16 | A | Inv. | Valid | Jump far, absolute, address given in operand |
| EA cp | JMP ptr16:32 | A | Inv. | Valid | Jump far, absolute, address given in operand |
| FF /5 | JMP m16:16 | A | Valid | Valid | Jump far, absolute indirect, address given in m16:16 |
| FF $/ 5$ | JMP m16:32 | A | Valid | Valid | Jump far, absolute indirect, address given in m16:32. |
| REX.W + FF $/ 5$ | JMP m16:64 | A | Valid | N.E. | Jump far, absolute indirect, address given in m16:64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | Offset | NA | NA | NA |
| B | ModRM: $/$ /m (r) | NA | NA | NA |

## Description

Transfers program control to a different point in the instruction stream without recording return information. The destination (target) operand specifies the address of the instruction being jumped to. This operand can be an immediate value, a general-purpose register, or a memory location.

This instruction can be used to execute four different types of jumps:

- Near jump-A jump to an instruction within the current code segment (the segment currently pointed to by the CS register), sometimes referred to as an intrasegment jump.
- Short jump-A near jump where the jump range is limited to -128 to +127 from the current EIP value.
- Far jump-A jump to an instruction located in a different segment than the current code segment but at the same privilege level, sometimes referred to as an intersegment jump.
- Task switch-A jump to an instruction located in a different task.

A task switch can only be executed in protected mode (see Chapter 7, in the Intel ${ }^{\circledR}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for information on performing task switches with the JMP instruction).
Near and Short Jumps. When executing a near jump, the processor jumps to the address (within the current code segment) that is specified with the target operand. The target operand specifies either an absolute offset (that is an offset from the base of the code segment) or a relative offset (a signed displacement relative to the current value of the instruction pointer in the EIP register). A near jump to a relative offset of 8-bits (rel8) is referred to as a short jump. The CS register is not changed on near and short jumps.
An absolute offset is specified indirectly in a general-purpose register or a memory location ( $\mathrm{r} / \mathrm{m} 16$ or $r / m 32$ ). The operand-size attribute determines the size of the target operand (16 or 32 bits). Absolute offsets are loaded directly into the EIP register. If the operand-size attribute is 16 , the upper two bytes of the EIP register are cleared, resulting in a maximum instruction pointer size of 16 bits.
A relative offset (rel8, rel16, or rel32) is generally specified as a label in assembly code, but at the machine code level, it is encoded as a signed 8-, 16-, or 32-bit immediate value. This value is added to the value in the EIP register. (Here, the EIP register contains the address of the instruction following the JMP instruction). When using relative offsets, the opcode (for short vs. near jumps) and the operand-size attribute (for near relative jumps) determines the size of the target operand ( 8,16 , or 32 bits).
Far Jumps in Real-Address or Virtual-8086 Mode. When executing a far jump in realaddress or virtual-8086 mode, the processor jumps to the code segment and offset specified with the target operand. Here the target operand specifies an absolute far address either directly with a pointer (ptr16:16 or ptr16:32) or indirectly with a memory location (m16:16 or m16:32). With the pointer method, the segment and address of the called procedure is encoded in the instruction, using a 4-byte (16-bit operand size) or 6-byte (32-bit operand size) far address immediate. With the indi-
rect method, the target operand specifies a memory location that contains a 4-byte (16-bit operand size) or 6-byte (32-bit operand size) far address. The far address is loaded directly into the CS and EIP registers. If the operand-size attribute is 16, the upper two bytes of the EIP register are cleared.

Far Jumps in Protected Mode. When the processor is operating in protected mode, the JMP instruction can be used to perform the following three types of far jumps:

- A far jump to a conforming or non-conforming code segment.
- A far jump through a call gate.
- A task switch.
(The JMP instruction cannot be used to perform inter-privilege-level far jumps.)
In protected mode, the processor always uses the segment selector part of the far address to access the corresponding descriptor in the GDT or LDT. The descriptor type (code segment, call gate, task gate, or TSS) and access rights determine the type of jump to be performed.
If the selected descriptor is for a code segment, a far jump to a code segment at the same privilege level is performed. (If the selected code segment is at a different privilege level and the code segment is non-conforming, a general-protection exception is generated.) A far jump to the same privilege level in protected mode is very similar to one carried out in real-address or virtual-8086 mode. The target operand specifies an absolute far address either directly with a pointer (ptr16:16 or ptr16:32) or indirectly with a memory location ( $m 16: 16$ or $m 16: 32$ ). The operand-size attribute determines the size of the offset ( 16 or 32 bits) in the far address. The new code segment selector and its descriptor are loaded into CS register, and the offset from the instruction is loaded into the EIP register. Note that a call gate (described in the next paragraph) can also be used to perform far call to a code segment at the same privilege level. Using this mechanism provides an extra level of indirection and is the preferred method of making jumps between 16 -bit and 32 -bit code segments.
When executing a far jump through a call gate, the segment selector specified by the target operand identifies the call gate. (The offset part of the target operand is ignored.) The processor then jumps to the code segment specified in the call gate descriptor and begins executing the instruction at the offset specified in the call gate. No stack switch occurs. Here again, the target operand can specify the far address of the call gate either directly with a pointer (ptr16:16 or ptr16:32) or indirectly with a memory location (m16:16 or m16:32).
Executing a task switch with the JMP instruction is somewhat similar to executing a jump through a call gate. Here the target operand specifies the segment selector of the task gate for the task being switched to (and the offset part of the target operand is ignored). The task gate in turn points to the TSS for the task, which contains the segment selectors for the task's code and stack segments. The TSS also contains the EIP value for the next instruction that was to be executed before the task was suspended. This instruction pointer value is loaded into the EIP register so that the task begins executing again at this next instruction.

The JMP instruction can also specify the segment selector of the TSS directly, which eliminates the indirection of the task gate. See Chapter 7 in Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for detailed information on the mechanics of a task switch.

Note that when you execute at task switch with a JMP instruction, the nested task flag (NT) is not set in the EFLAGS register and the new TSS's previous task link field is not loaded with the old task's TSS selector. A return to the previous task can thus not be carried out by executing the IRET instruction. Switching tasks with the JMP instruction differs in this regard from the CALL instruction which does set the NT flag and save the previous task link information, allowing a return to the calling task with an IRET instruction.

In 64-Bit Mode - The instruction's operation size is fixed at 64 bits. If a selector points to a gate, then RIP equals the 64-bit displacement taken from gate; else RIP equals the zero-extended offset from the far pointer referenced in the instruction.

See the summary chart at the beginning of this section for encoding data and limits.

## Operation

```
IF near jump
    IF 64-bit Mode
        THEN
            IF near relative jump
                THEN
            tempRIP \leftarrow RIP + DEST; (* RIP is instruction following JMP instruction*)
            ELSE (* Near absolute jump *)
                tempRIP }\leftarrowDEST
            FI;
        ELSE
            IF near relative jump
                THEN
                    tempEIP \leftarrow EIP + DEST; (* EIP is instruction following JMP instruction*)
            ELSE (* Near absolute jump *)
                tempEIP \leftarrow DEST;
            FI;
    Fl;
    IF (IA32_EFER.LMA = O or target mode = Compatibility mode)
    and tempEIP outside code segment limit
        THEN #GP(0); FI
    IF 64-bit mode and tempRIP is not canonical
        THEN #GP(0);
    Fl;
    IF OperandSize = 32
        THEN
            EIP \leftarrow tempEIP;
```

```
        ELSE
        IF OperandSize = 16
            THEN (* OperandSize = 16 *)
                EIP \leftarrow tempEIP AND 0000FFFFFH;
            ELSE (* OperandSize = 64)
                RIP }\leftarrow\mathrm{ tempRIP;
            FI;
    FI;
FI;
IF far jump and (PE = 0 or (PE = 1 AND VM = 1)) (* Real-address or virtual-8086 mode *)
    THEN
        tempEIP \leftarrow DEST(Offset); (* DEST is ptr16:32 or [m16:32] *)
        IF tempEIP is beyond code segment limit
            THEN #GP(0); Fl;
        CS \leftarrow DEST(segment selector); (* DEST is ptr16:32 or [m16:32] *)
        IF OperandSize = 32
            THEN
            EIP \leftarrow tempEIP; (* DEST is ptr16:32 or [m16:32] *)
            ELSE (* OperandSize = 16 *)
                EIP \leftarrow tempEIP AND 0000FFFFFH; (* Clear upper 16 bits *)
        FI;
FI;
IF far jump and (PE = 1 and VM = 0)
(* IA-32e mode or protected mode, not virtual-8086 mode *)
    THEN
        IF effective address in the CS, DS, ES, FS, GS, or SS segment is illegal
        or segment selector in target operand NULL
            THEN #GP(0); Fl;
        IF segment selector index not within descriptor table limits
            THEN #GP(new selector); FI;
        Read type and access rights of segment descriptor;
        IF (EFER.LMA = 0)
            THEN
                IF segment type is not a conforming or nonconforming code
                segment, call gate, task gate, or TSS
                    THEN #GP(segment selector); Fl;
            ELSE
                IF segment type is not a conforming or nonconforming code segment
                call gate
                    THEN #GP(segment selector); Fl;
        Fl;
        Depending on type and access rights:
            GO TO CONFORMING-CODE-SEGMENT;
            GO TO NONCONFORMING-CODE-SEGMENT;
```

```
        GO TO CALL-GATE;
        GO TO TASK-GATE;
        GO TO TASK-STATE-SEGMENT;
    ELSE
        #GP(segment selector);
FI;
CONFORMING-CODE-SEGMENT:
    IF L-Bit = 1 and D-BIT = 1 and IA32_EFER.LMA = 1
    THEN GP(new code segment selector); Fl;
    IF DPL > CPL
    THEN #GP(segment selector); Fl;
    IF segment not present
    THEN #NP(segment selector); Fl;
    tempEIP \leftarrow LEST(Offset);
    IF OperandSize = 16
    THEN tempEIP }\leftarrow tempEIP AND 0000FFFFF;
    Fl;
    IF (IA32_EFER.LMA = 0 or target mode = Compatibility mode) and
    tempEIP outside code segment limit
    THEN #GP(0); FI
    IF tempEIP is non-canonical
    THEN #GP(0); FI;
    CS \leftarrow DEST[segment selector]; (* Segment descriptor information also loaded *)
    CS(RPL)}\leftarrowCP
    EIP \leftarrow tempEIP;
END;
NONCONFORMING-CODE-SEGMENT:
    IF L-Bit = 1 and D-BIT = 1 and IA32_EFER.LMA = 1
            THEN GP(new code segment selector); Fl;
    IF (RPL > CPL) OR (DPL = CPL)
            THEN #GP(code segment selector); Fl;
    IF segment not present
            THEN #NP(segment selector); Fl;
    tempEIP \leftarrow DEST(Offset)
    IF OperandSize = 16
            THEN tempEIP \leftarrow tempEIP AND 0000FFFFFH; Fl;
    IF (IA32_EFER.LMA = O OR target mode = Compatibility mode)
    and tempEIP outside code segment limit
            THEN #GP(0); FI
    IF tempEIP is non-canonical THEN #GP(0); Fl;
    CS \leftarrow DEST[segment selector]; (* Segment descriptor information also loaded *)
    CS(RPL)}\leftarrowCPL
    EIP \leftarrow tempEIP;
END;
```


## CALL-GATE:

IF call gate DPL < CPL
or call gate DPL < call gate segment-selector RPL
THEN \#GP(call gate selector); FI;
IF call gate not present
THEN \#NP(call gate selector); FI;
IF call gate code-segment selector is NULL
THEN \#GP(0); FI;
If call gate code-segment selector index outside descriptor table limits
THEN \#GP(code segment selector); Fl;
Read code segment descriptor;
IF code-segment segment descriptor does not indicate a code segment
or code-segment segment descriptor is conforming and DPL > CPL
or code-segment segment descriptor is non-conforming and DPL $\neq \mathrm{CPL}$
THEN \#GP(code segment selector); FI;
IF IA32_EFER.LMA = 1 and (code-segment descriptor is not a 64-bit code segment
or code-segment segment descriptor has both L-Bit and D-bit set)
THEN \#GP(code segment selector); FI;
IF code segment is not present
THEN \#NP(code-segment selector); Fl;
IF instruction pointer is not within code-segment limit
THEN \#GP(0); Fl;
tempEIP $\leftarrow$ DEST(Offset);
IF GateSize $=16$
THEN tempEIP $\leftarrow$ tempEIP AND 0000FFFFFH; FI;
IF (IA32_EFER.LMA = 0 OR target mode = Compatibility mode) AND tempEIP
outside code segment limit
THEN \#GP(0); FI
CS $\leftarrow$ DEST[SegmentSelector); (* Segment descriptor information also loaded *)
$\mathrm{CS}(\mathrm{RPL}) \leftarrow \mathrm{CPL} ;$
EIP $\leftarrow$ tempEIP;
END;
TASK-GATE:
IF task gate DPL < CPL
or task gate DPL < task gate segment-selector RPL
THEN \#GP(task gate selector); FI;
IF task gate not present
THEN \#NP(gate selector); FI;
Read the TSS segment selector in the task-gate descriptor;
IF TSS segment selector local/global bit is set to local
or index not within GDT limits
or TSS descriptor specifies that the TSS is busy
THEN \#GP(TSS selector); Fl;

## IF TSS not present

THEN \#NP(TSS selector); Fl;
SWITCH-TASKS to TSS;
IF EIP not within code segment limit
THEN \#GP(0); Fl;
END;
TASK-STATE-SEGMENT:
IF TSS DPL < CPL
or TSS DPL < TSS segment-selector RPL
or TSS descriptor indicates TSS not available
THEN \#GP(TSS selector); FI;
IF TSS is not present
THEN \#NP(TSS selector); Fl;
SWITCH-TASKS to TSS;
IF EIP not within code segment limit
THEN \#GP(0); FI;
END;

Flags Affected
All flags are affected if a task switch occurs; no flags are affected if a task switch does not occur.

## Protected Mode Exceptions

\#GP(0) If offset in target operand, call gate, or TSS is beyond the code segment limits.
If the segment selector in the destination operand, call gate, task gate, or TSS is NULL.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#GP(selector) If the segment selector index is outside descriptor table limits. If the segment descriptor pointed to by the segment selector in the destination operand is not for a conforming-code segment, nonconforming-code segment, call gate, task gate, or task state segment.
If the DPL for a nonconforming-code segment is not equal to the CPL
(When not using a call gate.) If the RPL for the segment's segment selector is greater than the CPL.
If the DPL for a conforming-code segment is greater than the CPL.

If the DPL from a call-gate, task-gate, or TSS segment descriptor is less than the CPL or than the RPL of the call-gate, task-gate, or TSS's segment selector.
If the segment descriptor for selector in a call gate does not indicate it is a code segment.
If the segment descriptor for the segment selector in a task gate does not indicate an available TSS.
If the segment selector for a TSS has its local/global bit set for local.
If a TSS segment descriptor specifies that the TSS is busy or not available.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#NP (selector) | If the code segment being accessed is not present. <br> If call gate, task gate, or TSS not present. |
| \#PF(fault-code) | If a page fault occurs. <br> If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. (Only <br> occurs when fetching target from memory.) |
| \#UD | If the LOCK prefix is used. |

Real-Address Mode Exceptions

| \#GP | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. <br> If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. <br> If a memory operand effective address is outside the SS |
| :--- | :--- |
| \#SS | segment limit. <br> If the LOCK prefix is used. |

Virtual-8086 Mode Exceptions
\#GP(0) If the target operand is beyond the code segment limits. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# AC(0) If alignment checking is enabled and an unaligned memory reference is made. (Only occurs when fetching target from memory.)
\#UD If the LOCK prefix is used.

| Compatibility Mode Exceptions |  |
| :---: | :---: |
| Same as 64-bit mode exceptions. |  |
| 64-Bit Mode Exceptions |  |
| \#GP(0) | If a memory address is non-canonical. |
|  | If target offset in destination operand is non-canonical. |
|  | If target offset in destination operand is beyond the new code segment limit. |
|  | If the segment selector in the destination operand is NULL. |
|  | If the code segment selector in the 64-bit gate is NULL. |
| \#GP(selector) | If the code segment or 64-bit call gate is outside descriptor table limits. |
|  | If the code segment or 64-bit call gate overlaps non-canonical space. |
|  | If the segment descriptor from a 64-bit call gate is in noncanonical space. |
|  | If the segment descriptor pointed to by the segment selector in the destination operand is not for a conforming-code segment, nonconforming-code segment, 64-bit call gate. |
|  | If the segment descriptor pointed to by the segment selector in the destination operand is a code segment, and has both the D-bit and the L-bit set. |
|  | If the DPL for a nonconforming-code segment is not equal to the CPL, or the RPL for the segment's segment selector is greater than the CPL. |
|  | If the DPL for a conforming-code segment is greater than the CPL. |
|  | If the DPL from a 64-bit call-gate is less than the CPL or than the RPL of the 64-bit call-gate. |
|  | If the upper type field of a 64-bit call gate is not $0 \times 0$. |
|  | If the segment selector from a 64-bit call gate is beyond the descriptor table limits. |
|  | If the code segment descriptor pointed to by the selector in the 64-bit gate doesn't have the L-bit set and the D-bit clear. |
|  | If the segment descriptor for a segment selector from the 64-bit call gate does not indicate it is a code segment. |
|  | If the code segment is non-confirming and CPL $\neq D P L$. |
|  | If the code segment is confirming and CPL < DPL. |
| \#NP(selector) | If a code segment or 64-bit call gate is not present. |
| \#UD | (64-bit mode only) If a far jump is direct to an absolute address in memory. |

If the LOCK prefix is used.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .

## LAHF-Load Status Flags into AH Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 9F | LAHF | A | Invalid* | Valid | Load: AH $\leftarrow$ |
|  |  |  |  |  | EFLAGS(SF:ZF:O:AF:O:PF:1:CF). |

NOTES:
*Valid in specific steppings. See Description section.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

This instruction executes as described above in compatibility mode and legacy mode. It is valid in 64-bit mode only if CPUID. 80000001 H :ECX.LAHF-SAHF[bit 0] $=1$.

## Operation

IF 64-Bit Mode
THEN

THEN AH $\leftarrow$ RFLAGS(SF:ZF:0:AF:0:PF:1:CF); ELSE \#UD;
Fl ;
ELSE
AH $\leftarrow$ EFLAGS(SF:ZF:0:AF:0:PF:1:CF);
Fl ;

## Flags Affected

None. The state of the flags in the EFLAGS register is not affected.

## Protected Mode Exceptions

\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions <br> \#UD <br> If CPUID. $80000001 \mathrm{H}:$ ECX.LAHF-SAHF[bit 0] $=0$. If the LOCK prefix is used.

## LAR-Load Access Rights Byte

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF $02 /$ / | LAR r16, r16/m16 | A | Valid | Valid | $r 16 \leftarrow r 16 / \mathrm{m} 16$ masked by FFOOH. |
| 0F $02 /$ / | $\begin{aligned} & \text { LAR r32, } \\ & \text { r32/m161 } \end{aligned}$ | A | Valid | Valid | r32 $\leftarrow$ r32/m16 masked by 00FxFFOOH |
| $\begin{aligned} & \text { REX.W + OF } 02 \\ & \text { /r } \end{aligned}$ | LAR r64, r32/m16 | A | Valid | N.E. | r64 $\leftarrow$ r32/m16 masked by 00FxFFOOH and zero extended |

NOTES:

1. For all loads (regardless of source or destination sizing) only bits 16-0 are used. Other bits are ignored.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Loads the access rights from the segment descriptor specified by the second operand (source operand) into the first operand (destination operand) and sets the ZF flag in the flag register. The source operand (which can be a register or a memory location) contains the segment selector for the segment descriptor being accessed. If the source operand is a memory address, only 16 bits of data are accessed. The destination operand is a general-purpose register.

The processor performs access checks as part of the loading process. Once loaded in the destination register, software can perform additional checks on the access rights information.

When the operand size is 32 bits, the access rights for a segment descriptor include the type and DPL fields and the S, P, AVL, D/B, and G flags, all of which are located in the second doubleword (bytes 4 through 7) of the segment descriptor. The doubleword is masked by 00FXFFOOH before it is loaded into the destination operand. When the operand size is 16 bits, the access rights include the type and DPL fields. Here, the two lower-order bytes of the doubleword are masked by FFOOH before being loaded into the destination operand.

This instruction performs the following checks before it loads the access rights in the destination register:

- Checks that the segment selector is not NULL.
- Checks that the segment selector points to a descriptor that is within the limits of the GDT or LDT being accessed
- Checks that the descriptor type is valid for this instruction. All code and data segment descriptors are valid for (can be accessed with) the LAR instruction. The valid system segment and gate descriptor types are given in Table 3-62.
- If the segment is not a conforming code segment, it checks that the specified segment descriptor is visible at the CPL (that is, if the CPL and the RPL of the segment selector are less than or equal to the DPL of the segment selector).
If the segment descriptor cannot be accessed or is an invalid type for the instruction, the ZF flag is cleared and no access rights are loaded in the destination operand.

The LAR instruction can only be executed in protected mode and IA-32e mode.
In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.W prefix permits access to 64-bit registers as destination.

When the destination operand size is 64 bits, the access rights are loaded from the second doubleword (bytes 4 through 7) of the segment descriptor. The doubleword is masked by 00FXFF00H and zero extended to 64 bits before it is loaded into the destination operand.

Table 3-62. Segment and Gate Types

| Type | Protected Mode |  | IA-32e Mode |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Name | Valid | Name | Valid |
| 0 | Reserved | No | Reserved | No |
| 1 | Available 16-bit TSS | Yes | Reserved | No |
| 2 | LDT | Yes | LDT | No |
| 3 | Busy 16-bit TSS | Yes | Reserved | No |
| 4 | 16 -bit call gate | Yes | Reserved | No |
| 5 | 16 -bit/32-bit task gate | Yes | Reserved | No |
| 6 | 16 -bit interrupt gate | No | Reserved | No |
| 7 | 16-bit trap gate | No | Reserved | No |
| 8 | Reserved | No | Reserved | No |
| 9 | Available 32-bit TSS | Yes | Available 64-bit TSS | Yes |
| A | Reserved | No | Reserved | No |
| B | Busy 32-bit TSS | Yes | Busy 64-bit TSS | Yes |
| C | 32 -bit call gate | Yes | 64-bit call gate | Yes |
| D | Reserved | No | Reserved | No |
| E | 32-bit interrupt gate | No | 64-bit interrupt gate | No |
| F | 32-bit trap gate | No | 64-bit trap gate | No |

## Operation

IF Offset(SRC) > descriptor table limit
THEN

$$
\mathrm{ZF}=0 ;
$$

ELSE
IF SegmentDescriptor(Type) $\neq$ conforming code segment
and (CPL > DPL) or (RPL > DPL)
or segment type is not valid for instruction

## THEN

ZF $\leftarrow 0$

## ELSE

## TEMP $\leftarrow$ Read segment descriptor ;

$$
\text { IF OperandSize = } 64
$$

THEN
DEST $\leftarrow\left(A C C E S S R I G H T W O R D(T E M P) ~ A N D ~ 00000000 \_00 F x F F O O H\right) ; ~ ;$
ELSE (* OperandSize = 32*)
DEST $\leftarrow($ ACCESSRIGHTWORD(TEMP) AND OOFxFFOOH);
ELSE (* OperandSize = 16 *)
DEST $\leftarrow($ ACCESSRIGHTWORD(TEMP) AND FFOOH);
FI;
FI;
FI ;

## Flags Affected

The ZF flag is set to 1 if the access rights are loaded successfully; otherwise, it is set to 0 .

| Protected Mode Exceptions |  |
| :--- | :--- |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it <br> contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#PF(fault-code) | If a page fault occurs. <br> If alignment checking is enabled and the memory operand effec- |
| \#AC(0) | Ifive address is unaligned while the current privilege level is 3. |
| If the LOCK prefix is used. |  |

Real-Address Mode Exceptions
\#UD The LAR instruction is not recognized in real-address mode.
Virtual-8086 Mode Exceptions
\#UD The LAR instruction cannot be executed in virtual-8086 mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#SS(0) If the memory operand effective address referencing the SS segment is in a non-canonical form.
\#GP(0) If the memory operand effective address is in a non-canonicalform.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and the memory operand effec-tive address is unaligned while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## LDDQU-Load Unaligned Integer 128 Bits

| Opcode/ | Op/ <br> En | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| F2 OF FO /r | A | V/V | SSE3 | Load unaligned data from <br> mem and return double <br> quadword in xmm1. |
| LDDQU xmm1, mem | A | V/V | AVX | Load unaligned packed <br> integer values from mem to <br> xmm1. |
| VLDDQU xmm1, m128 | A | V/V | AVX | Load unaligned packed <br> integer values from mem to <br> ymm1. |
| VEX.256.F2.OF.WIG FO /r |  |  |  |  |
| VLDDQU ymm1, m256 |  |  |  |  |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

The instruction is functionally similar to (V)MOVDQU ymm/xmm, m256/m128 for loading from memory. That is: $32 / 16$ bytes of data starting at an address specified by the source memory operand (second operand) are fetched from memory and placed in a destination register (first operand). The source operand need not be aligned on a $32 / 16$-byte boundary. Up to $64 / 32$ bytes may be loaded from memory; this is implementation dependent.
This instruction may improve performance relative to (V)MOVDQU if the source operand crosses a cache line boundary. In situations that require the data loaded by (V)LDDQU be modified and stored to the same location, use (V)MOVDQU or (V)MOVDQA instead of (V)LDDQU. To move a double quadword to or from memory locations that are known to be aligned on 16-byte boundaries, use the (V)MOVDQA instruction.

## Implementation Notes

- If the source is aligned to a 32/16-byte boundary, based on the implementation, the $32 / 16$ bytes may be loaded more than once. For that reason, the usage of $(\mathrm{V})$ LDDQU should be avoided when using uncached or write-combining (WC) memory regions. For uncached or WC memory regions, keep using (V)MOVDQU.
- This instruction is a replacement for (V)MOVDQU (load) in situations where cache line splits significantly affect performance. It should not be used in situations where store-load forwarding is performance critical. If performance of store-load forwarding is critical to the application, use (V)MOVDQA store-load pairs when
data is $256 / 128$-bit aligned or (V)MOVDQU store-load pairs when data is 256/128-bit unaligned.
- If the memory address is not aligned on 32/16-byte boundary, some implementations may load up to 64/32 bytes and return 32/16 bytes in the destination. Some processor implementations may issue multiple loads to access the appropriate $32 / 16$ bytes. Developers of multi-threaded or multi-processor software should be aware that on these processors the loads will be performed in a non-atomic way.
- If alignment checking is enabled (CRO.AM $=1$, RFLAGS.AC $=1$, and CPL $=3$ ), an alignment-check exception (\#AC) may or may not be generated (depending on processor implementation) when the memory address is not aligned on an 8-byte boundary.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

## LDDQU (128-bit Legacy SSE version)

DEST[127:0] \& SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)

## VLDDQU (VEX. 128 encoded version)

DEST[127:0] $\leftarrow$ SRC[127:0]
DEST[VLMAX-1:128] $\leftarrow 0$

## VLDDQU (VEX. 256 encoded version)

DEST[255:0] $\leftarrow$ SRC[255:0]

## Intel C/C++ Compiler Intrinsic Equivalent

LDDQU __m128i _mm_Iddqu_si128 (__m128i * p);
LDDQU __m256i _mm256_Iddqu_si256 (__m256i * p);

## Numeric Exceptions

None.

## Other Exceptions

See Exceptions Type 4;
Note treatment of \#AC varies.

## LDMXCSR—Load MXCSR Register

| Opcode/ | Op/ <br> En | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| OF,AE,/2 | A | V/V | SSE | Load MXCSR register from <br> m32. |
| LDMXCSR m32 |  |  |  | Load MXCSR register from <br> m32. |
| VEX.LZ.OF.WIG AE 2 | A | V/V | AVX |  |
| VLDMXCSR m32 |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM: $/$ /m (r) | NA | NA | NA |

## Description

Loads the source operand into the MXCSR control/status register. The source operand is a 32-bit memory location. See "MXCSR Control and Status Register" in Chapter 10, of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a description of the MXCSR register and its contents.

The LDMXCSR instruction is typically used in conjunction with the (V)STMXCSR instruction, which stores the contents of the MXCSR register in memory.

The default MXCSR value at reset is 1 F 80 H .
If a (V)LDMXCSR instruction clears a SIMD floating-point exception mask bit and sets the corresponding exception flag bit, a SIMD floating-point exception will not be immediately generated. The exception will be generated only upon the execution of the next instruction that meets both conditions below:

- the instruction must operate on an XMM or YMM register operand,
- the instruction causes that particular SIMD floating-point exception to be reported.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.
If VLDMXCSR is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

## Operation

MXCSR $\leftarrow \mathrm{m} 32 ;$

C/C++ Compiler Intrinsic Equivalent
_mm_setcsr(unsigned int i)
Numeric Exceptions
None.

## Other Exceptions

See Exceptions Type 5; additionally
\#GP For an attempt to set reserved bits in MXCSR.
\#UD If VEX.vvvv != 1111B.

## LDS/LES/LFS/LGS/LSS—Load Far Pointer

| Opcode | Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C5 /r | LDS r16,m16:16 | A | Invalid | Valid | Load DS:r16 with far pointer from memory. |
| C5 /r | LDS r32,m16:32 | A | Invalid | Valid | Load DS:r32 with far pointer from memory. |
| OF B2 /r | LSS r16,m16:16 | A | Valid | Valid | Load SS:r16 with far pointer from memory. |
| OF B2/r | LSS r32,m16:32 | A | Valid | Valid | Load SS:r32 with far pointer from memory. |
| REX + OF B2 /r | LSS r64,m16:64 | A | Valid | N.E. | Load SS:r64 with far pointer from memory. |
| C4/r | LES r16,m16:16 | A | Invalid | Valid | Load ES:r16 with far pointer from memory. |
| C4 /r | LES r32,m16:32 | A | Invalid | Valid | Load ES:r32 with far pointer from memory. |
| OF B4/r | LFS r16,m16:16 | A | Valid | Valid | Load FS:r16 with far pointer from memory. |
| OF B4/r | LFS r32,m16:32 | A | Valid | Valid | Load FS:r32 with far pointer from memory. |
| REX + OF B4 /r | LFS r64,m16:64 | A | Valid | N.E. | Load FS:r64 with far pointer from memory. |
| OF B5 /r | LGS r16,m16:16 | A | Valid | Valid | Load GS:r16 with far pointer from memory. |
| OF B5 /r | LGS r32,m16:32 | A | Valid | Valid | Load GS:r32 with far pointer from memory. |
| REX + OF B5 /r | LGS r64,m16:64 | A | Valid | N.E. | Load GS:r64 with far pointer from memory. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

Loads a far pointer (segment selector and offset) from the second operand (source operand) into a segment register and the first operand (destination operand). The source operand specifies a 48-bit or a 32-bit pointer in memory depending on the current setting of the operand-size attribute ( 32 bits or 16 bits, respectively). The
instruction opcode and the destination operand specify a segment register/generalpurpose register pair. The 16-bit segment selector from the source operand is loaded into the segment register specified with the opcode (DS, SS, ES, FS, or GS). The 32-bit or 16 -bit offset is loaded into the register specified with the destination operand.

If one of these instructions is executed in protected mode, additional information from the segment descriptor pointed to by the segment selector in the source operand is loaded in the hidden part of the selected segment register.
Also in protected mode, a NULL selector (values 0000 through 0003) can be loaded into DS, ES, FS, or GS registers without causing a protection exception. (Any subsequent reference to a segment whose corresponding segment register is loaded with a NULL selector, causes a general-protection exception (\#GP) and no memory reference to the segment occurs.)
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.W promotes operation to specify a source operand referencing an 80 -bit pointer (16-bit selector, 64-bit offset) in memory. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). See the summary chart at the beginning of this section for encoding data and limits.

## Operation

64-BIT_MODE
IF SS is loaded
THEN
IF SegmentSelector $=$ NULL and $(($ RPL $=3)$ or (RPL $\neq 3$ and $\mathrm{RPL} \neq \mathrm{CPL})$ )
THEN \#GP(0);
ELSE IF descriptor is in non-canonical space
THEN \#GP(0); FI;
ELSE IF Segment selector index is not within descriptor table limits
or segment selector RPL $\neq \mathrm{CPL}$
or access rights indicate nonwritable data segment
or DPL $\neq \mathrm{CPL}$
THEN \#GP(selector); Fl;
ELSE IF Segment marked not present
THEN \#SS(selector); FI;
FI;
SS $\leftarrow$ SegmentSelector(SRC);
SS $\leftarrow$ SegmentDescriptor([SRC]);
ELSE IF attempt to load DS, or ES
THEN \#UD;
ELSE IF FS, or GS is loaded with non-NULL segment selector
THEN IF Segment selector index is not within descriptor table limits
or access rights indicate segment neither data nor readable code segment

```
            or segment is data or nonconforming-code segment
            and ( RPL > DPL or CPL > DPL)
            THEN #GP(selector); FI;
            ELSE IF Segment marked not present
            THEN #NP(selector); FI;
            FI;
                                    SegmentRegister }\leftarrow\mathrm{ SegmentSelector(SRC);
                                    SegmentRegister }\leftarrow\mathrm{ SegmentDescriptor([SRC]);
        FI;
    ELSE IF FS, or GS is loaded with a NULL selector:
        THEN
        SegmentRegister }\leftarrow\mathrm{ NULLSelector;
        SegmentRegister(DescriptorValidBit) \leftarrow 0; Fl; (* Hidden flag;
            not accessible by software *)
    Fl;
    DEST }\leftarrow\mathrm{ Offset(SRC);
PREOTECTED MODE OR COMPATIBILITY MODE;
    IF SS is loaded
        THEN
        IF SegementSelector = NULL
            THEN #GP(0);
        ELSE IF Segment selector index is not within descriptor table limits
                or segment selector RPL = CPL
                or access rights indicate nonwritable data segment
                or DPL = CPL
            THEN #GP(selector); FI;
            ELSE IF Segment marked not present
            THEN #SS(selector); FI;
            Fl;
            SS }\leftarrow\mathrm{ SegmentSelector(SRC);
            SS \leftarrow SegmentDescriptor([SRC]);
ELSE IF DS, ES, FS, or GS is loaded with non-NULL segment selector
            THEN IF Segment selector index is not within descriptor table limits
            or access rights indicate segment neither data nor readable code segment
            or segment is data or nonconforming-code segment
            and (RPL > DPL or CPL > DPL)
            THEN #GP(selector); FI;
    ELSE IF Segment marked not present
            THEN #NP(selector); FI;
    FI;
    SegmentRegister \leftarrow SegmentSelector(SRC) AND RPL;
    SegmentRegister }\leftarrow SegmentDescriptor([SRC])
FI;
```

ELSE IF DS, ES, FS, or GS is loaded with a NULL selector:
THEN
SegmentRegister $\leftarrow$ NULLSelector;
SegmentRegister(DescriptorValidBit) $\leftarrow 0$; Fl; (* Hidden flag; not accessible by software *)
Fl ;
DEST $\leftarrow$ Offset(SRC);
Real-Address or Virtual-8086 Mode
SegmentRegister $\leftarrow$ SegmentSelector(SRC); FI;
DEST $\leftarrow$ Offset(SRC);

## Flags Affected

None.

Protected Mode Exceptions
\#UD If source operand is not a memory location.

If the LOCK prefix is used.
\#GP(0) If a NULL selector is loaded into the SS register.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#GP(selector) If the SS register is being loaded and any of the following is true: the segment selector index is not within the descriptor table limits, the segment selector RPL is not equal to CPL, the segment is a non-writable data segment, or DPL is not equal to CPL.

If the DS, ES, FS, or GS register is being loaded with a non-NULL segment selector and any of the following is true: the segment selector index is not within descriptor table limits, the segment is neither a data nor a readable code segment, or the segment is a data or nonconforming-code segment and both RPL and CPL are greater than DPL.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#SS(selector) | If the SS register is being loaded and the segment is marked not <br> present. |
| \#NP(selector) | If DS, ES, FS, or GS register is being loaded with a non-NULL <br> segment selector and the segment is marked not present. |
| \#PF(fault-code) | If a page fault occurs. |


| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| :---: | :---: |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If source operand is not a memory location. If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#UD | If source operand is not a memory location. If the LOCK prefix is used. |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#GP(0) | If the memory address is in a non-canonical form. |
|  | If a NULL selector is attempted to be loaded into the SS register in compatibility mode. |
|  | If a NULL selector is attempted to be loaded into the SS register in CPL3 and 64-bit mode. |
|  | If a NULL selector is attempted to be loaded into the SS register in non-CPL3 and 64-bit mode where its RPL is not equal to CPL. |
| \#GP(Selector) | If the FS, or GS register is being loaded with a non-NULL segment selector and any of the following is true: the segment selector index is not within descriptor table limits, the memory address of the descriptor is non-canonical, the segment is neither a data nor a readable code segment, or the segment is a data or nonconforming-code segment and both RPL and CPL are greater than DPL. |

If the SS register is being loaded and any of the following is true: the segment selector index is not within the descriptor table limits, the memory address of the descriptor is non-canonical, the segment selector RPL is not equal to CPL, the segment is a nonwritable data segment, or DPL is not equal to CPL.
$\begin{array}{ll}\text { \#SS(0) } & \text { If a memory operand effective address is non-canonical } \\ \text { \#SS(Selector) } & \text { If the SS register is being loaded and the segment is marked not }\end{array}$ present.
\#NP(selector) If FS, or GS register is being loaded with a non-NULL segment selector and the segment is marked not present.
\#PF(fault-code) If a page fault occurs.
\# $\mathrm{AC}(0) \quad$ If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If source operand is not a memory location. If the LOCK prefix is used.

## LEA-Load Effective Address

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8D /r | LEA r16,m | A | Valid | Valid | Store effective address for $m$ in register r16. |
| 8D /r | LEA r32,m | A | Valid | Valid | Store effective address for $m$ in register r32. |
| REX.W + 8D /r | LEA r64,m | A | Valid | N.E. | Store effective address for $m$ in register r64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Computes the effective address of the second operand (the source operand) and stores it in the first operand (destination operand). The source operand is a memory address (offset part) specified with one of the processors addressing modes; the destination operand is a general-purpose register. The address-size and operand-size attributes affect the action performed by this instruction, as shown in the following table. The operand-size attribute of the instruction is determined by the chosen register; the address-size attribute is determined by the attribute of the code segment.

Table 3-63. Non-64-bit Mode LEA Operation with Address and Operand Size Attributes

| Operand Size | Address Size | Action Performed |
| :---: | :---: | :--- |
| 16 | 16 | 16 -bit effective address is calculated and stored in <br> requested 16 -bit register destination. |
| 16 | 32 | 32 -bit effective address is calculated. The lower 16 bits of <br> the address are stored in the requested 16-bit register <br> destination. |
| 32 | 16 | 16 -bit effective address is calculated. The 16-bit address is <br> zero-extended and stored in the requested 32-bit register <br> destination. |
| 32 | 32 | 32-bit effective address is calculated and stored in the <br> requested 32-bit register destination. |

[^1]In 64-bit mode, the instruction's destination operand is governed by operand size attribute, the default operand size is 32 bits. Address calculation is governed by address size attribute, the default address size is 64-bits. In 64-bit mode, address size of 16 bits is not encodable. See Table 3-64.
Table 3-64. 64-bit Mode LEA Operation with Address and Operand Size Attributes

| Operand Size | Address Size | Action Performed |
| :---: | :---: | :--- |
| 16 | 32 | 32-bit effective address is calculated (using 67H prefix). The <br> lower 16 bits of the address are stored in the requested <br> $16-$ bit register destination (using 66H prefix). |
| 16 | 64 | 64-bit effective address is calculated (default address size). <br> The lower 16 bits of the address are stored in the requested <br> 16-bit register destination (using 66H prefix). |
| 32 | 32 | 32-bit effective address is calculated (using 67H prefix) and <br> stored in the requested 32-bit register destination. |
| 32 | 64 | 64-bit effective address is calculated (default address size) <br> and the lower 32 bits of the address are stored in the <br> requested 32-bit register destination. |
| 64 | 32 | 32-bit effective address is calculated (using 67H prefix), <br> zero-extended to 64-bits, and stored in the requested 64- <br> bit register destination (using REX.W). |
| 64 | 64 | 64-bit effective address is calculated (default address size) <br> and all 64-bits of the address are stored in the requested <br> 64-bit register destination (using REX.W). |

## Operation

```
IF OperandSize = 16 and AddressSize = 16
    THEN
    DEST \leftarrowEffectiveAddress(SRC); (* 16-bit address *)
    ELSE IF OperandSize = 16 and AddressSize = 32
        THEN
        temp \leftarrow EffectiveAddress(SRC); (* 32-bit address *)
        DEST \leftarrow temp[0:15]; (* 16-bit address *)
        Fl;
    ELSE IF OperandSize = 32 and AddressSize = 16
        THEN
        temp \leftarrow EffectiveAddress(SRC); (* 16-bit address *)
        DEST \leftarrow ZeroExtend(temp); (* 32-bit address *)
    Fl;
    ELSE IF OperandSize = 32 and AddressSize = 32
    THEN
        DEST \leftarrow EffectiveAddress(SRC); (* 32-bit address *)
```

FI;
ELSE IF OperandSize = 16 and AddressSize = 64
THEN
temp $\leftarrow$ EffectiveAddress(SRC); (* 64-bit address *)
DEST $\leftarrow$ temp[0:15]; (* 16-bit address *)
Fl ;
ELSE IF OperandSize = 32 and AddressSize = 64
THEN
temp $\leftarrow$ EffectiveAddress(SRC); (* 64-bit address *)
DEST $\leftarrow$ temp[0:31]; (* 16-bit address *)
FI;
ELSE IF OperandSize = 64 and AddressSize $=64$
THEN
DEST $\leftarrow$ EffectiveAddress(SRC); (* 64-bit address *)
Fl ;
Fl ;

Flags Affected
None.

## Protected Mode Exceptions <br> \#UD <br> If source operand is not a memory location. <br> If the LOCK prefix is used.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## LEAVE-High Level Procedure Exit

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C9 | leave | A | Valid | Valid | Set SP to BP, then pop BP. |
| C9 | LeAVE | A | N.E. | Valid | Set ESP to EBP, then pop EBP. |
| C9 | LEAVE | A | Valid | N.E. | Set RSP to RBP, then pop RBP. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Releases the stack frame set up by an earlier ENTER instruction. The LEAVE instruction copies the frame pointer (in the EBP register) into the stack pointer register (ESP), which releases the stack space allocated to the stack frame. The old frame pointer (the frame pointer for the calling procedure that was saved by the ENTER instruction) is then popped from the stack into the EBP register, restoring the calling procedure's stack frame.

A RET instruction is commonly executed following a LEAVE instruction to return program control to the calling procedure.
See "Procedure Calls for Block-Structured Languages" in Chapter 7 of the Intel $® 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for detailed information on the use of the ENTER and LEAVE instructions.

In 64-bit mode, the instruction's default operation size is 64 bits; 32-bit operation cannot be encoded. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

IF StackAddressSize $=32$
THEN
$\mathrm{ESP} \leftarrow \mathrm{EBP} ;$
ELSE IF StackAddressSize $=64$
THEN RSP $\leftarrow$ RBP; FI;
ELSE IF StackAddressSize $=16$
THEN SP $\leftarrow \mathrm{BP}$; FI;
Fl ;

IF OperandSize $=32$

THEN EBP $\leftarrow \operatorname{Pop}()$;
ELSE IF OperandSize = 64
THEN RBP $\leftarrow$ Pop(); FI;
ELSE IF OperandSize $=16$
THEN BP $\leftarrow$ Pop(); FI;
FI;

Flags Affected
None.

## Protected Mode Exceptions

| \#SS(0) | If the EBP register points to a location that is not within the <br> limits of the current stack segment. |
| :--- | :--- |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |

Real-Address Mode Exceptions
\#GP If the EBP register points to a location outside of the effective address space from 0 to FFFFH.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) If the EBP register points to a location outside of the effective address space from 0 to FFFFH.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#SS(0) If the stack address is in a non-canonical form.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used.

## LFENCE-Load Fence

| Opcode | Instruction | Op/ 64-Bit <br> En Mode | Compat/ <br> Leg Mode | Description |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF AE $/ 5$ | LFENCE | A | Valid | Valid | Serializes load operations. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Performs a serializing operation on all load-from-memory instructions that were issued prior the LFENCE instruction. Specifically, LFENCE does not execute until all prior instructions have completed locally, and no later instruction begins execution until LFENCE completes. In particular, an instruction that loads from memory and that precedes an LFENCE receives data from memory prior to completion of the LFENCE. (An LFENCE that follows an instruction that stores to memory might complete before the data being stored have become globally visible.) Instructions following an LFENCE may be fetched from memory before the LFENCE, but they will not execute until the LFENCE completes.
Weakly ordered memory types can be used to achieve higher processor performance through such techniques as out-of-order issue and speculative reads. The degree to which a consumer of data recognizes or knows that the data is weakly ordered varies among applications and may be unknown to the producer of this data. The LFENCE instruction provides a performance-efficient way of ensuring load ordering between routines that produce weakly-ordered results and routines that consume that data.
Processors are free to fetch and cache data speculatively from regions of system memory that use the WB, WC, and WT memory types. This speculative fetching can occur at any time and is not tied to instruction execution. Thus, it is not ordered with respect to executions of the LFENCE instruction; data can be brought into the caches speculatively just before, during, or after the execution of an LFENCE instruction.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

Wait_On_Following_Instructions_Until(preceding_instructions_complete);

## Intel C/C++ Compiler Intrinsic Equivalent

void _mm_lfence(void)

```
Exceptions (All Modes of Operation)
#UD If CPUID.01H:EDX.SSE2[bit 26] = 0.
```

If the LOCK prefix is used.

## LGDT/LIDT-Load Global/Interrupt Descriptor Table Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF $01 / 2$ | LGDT m16\&32 | A | N.E. | Valid | Load m into GDTR. |
| OF $01 / 3$ | LIDT m16\&32 | A | N.E. | Valid | Load m into IDTR. |
| OF $01 / 2$ | LGDT m16\&64 | A | Valid | N.E. | Load m into GDTR. |
| OF $01 / 3$ | LIDT m16\&64 | A | Valid | N.E. | Load $m$ into IDTR. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (r) | NA | NA | NA |

## Description

Loads the values in the source operand into the global descriptor table register (GDTR) or the interrupt descriptor table register (IDTR). The source operand specifies a 6-byte memory location that contains the base address (a linear address) and the limit (size of table in bytes) of the global descriptor table (GDT) or the interrupt descriptor table (IDT). If operand-size attribute is 32 bits, a 16 -bit limit (lower 2 bytes of the 6 -byte data operand) and a 32 -bit base address (upper 4 bytes of the data operand) are loaded into the register. If the operand-size attribute is 16 bits, a 16 -bit limit (lower 2 bytes) and a 24 -bit base address (third, fourth, and fifth byte) are loaded. Here, the high-order byte of the operand is not used and the high-order byte of the base address in the GDTR or IDTR is filled with zeros.
The LGDT and LIDT instructions are used only in operating-system software; they are not used in application programs. They are the only instructions that directly load a linear address (that is, not a segment-relative address) and a limit in protected mode. They are commonly executed in real-address mode to allow processor initialization prior to switching to protected mode.
In 64-bit mode, the instruction's operand size is fixed at $8+2$ bytes (an 8 -byte base and a 2 -byte limit). See the summary chart at the beginning of this section for encoding data and limits.
See "SGDT-Store Global Descriptor Table Register" in Chapter 4, Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B, for information on storing the contents of the GDTR and IDTR.

## Operation

IF Instruction is LIDT THEN

IF OperandSize = 16 THEN

IDTR(Limit) $\leftarrow$ SRC[0:15];
IDTR(Base) $\leftarrow$ SRC[16:47] AND 00FFFFFFFH;
ELSE IF 32-bit Operand Size
THEN
IDTR(Limit) $\leftarrow$ SRC[0:15];
IDTR(Base) $\leftarrow$ SRC[16:47];
FI ;
ELSE IF 64-bit Operand Size (* In 64-Bit Mode *)
THEN
IDTR(Limit) $\leftarrow$ SRC[0:15];
IDTR(Base) $\leftarrow$ SRC[16:79];
FI;
FI;
ELSE (* Instruction is LGDT *)
IF OperandSize $=16$
THEN
GDTR(Limit) $\leftarrow$ SRC[0:15];
GDTR(Base) $\leftarrow$ SRC[16:47] AND 00FFFFFFH;
ELSE IF 32-bit Operand Size
THEN
GDTR(Limit) $\leftarrow$ SRC[0:15];
GDTR(Base) $\leftarrow$ SRC[16:47];
FI ;
ELSE IF 64-bit Operand Size (* In 64-Bit Mode *)
THEN
GDTR(Limit) $\leftarrow$ SRC[0:15];
GDTR(Base) $\leftarrow$ SRC[16:79];
FI ;
FI;
FI;

Flags Affected
None.

Protected Mode Exceptions
\#UD If source operand is not a memory location.
If the LOCK prefix is used.
\#GP(0) If the current privilege level is not 0.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.

| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| :---: | :---: |
| \#PF(fault-code) | If a page fault occurs. |
| Real-Address Mode Exceptions |  |
| \#UD | If source operand is not a memory location. |
|  | If the LOCK prefix is used. |
| \#GP | If a memory operand effective address is outside the $\mathrm{CS}, \mathrm{DS}$, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| Virtual-8086 Mode Exceptions |  |
| \#UD | If source operand is not a memory location. |
|  | If the LOCK prefix is used. |
| \#GP(0) | The LGDT and LIDT instructions are not recognized in virtual 8086 mode. |
| \#GP | If the current privilege level is not 0 . |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the current privilege level is not 0 . |
|  | If the memory address is in a non-canonical form. |
| \#UD | If source operand is not a memory location. |
|  | If the LOCK prefix is used. |
| \#PF(fault-code) | If a page fault occurs. |

## LLDT-Load Local Descriptor Table Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $0 \mathrm{~F} 00 / 2$ | LLDT r/m16 | A | Valid | Valid | Load segment selector |
|  |  |  |  | r/m16 into LDTR. |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (r) | NA | NA | NA |

## Description

Loads the source operand into the segment selector field of the local descriptor table register (LDTR). The source operand (a general-purpose register or a memory location) contains a segment selector that points to a local descriptor table (LDT). After the segment selector is loaded in the LDTR, the processor uses the segment selector to locate the segment descriptor for the LDT in the global descriptor table (GDT). It then loads the segment limit and base address for the LDT from the segment descriptor into the LDTR. The segment registers DS, ES, SS, FS, GS, and CS are not affected by this instruction, nor is the LDTR field in the task state segment (TSS) for the current task.

If bits 2-15 of the source operand are 0, LDTR is marked invalid and the LLDT instruction completes silently. However, all subsequent references to descriptors in the LDT (except by the LAR, VERR, VERW or LSL instructions) cause a general protection exception (\#GP).
The operand-size attribute has no effect on this instruction.
The LLDT instruction is provided for use in operating-system software; it should not be used in application programs. This instruction can only be executed in protected mode or 64-bit mode.
In 64-bit mode, the operand size is fixed at 16 bits.

## Operation

IF SRC(Offset) > descriptor table limit
THEN \#GP(segment selector); Fl;

IF segment selector is valid
Read segment descriptor;
IF SegmentDescriptor(Type) = LDT
THEN \#GP(segment selector); Fl;

```
    IF segment descriptor is not present
    THEN #NP(segment selector); Fl;
    LDTR(SegmentSelector) \leftarrow SRC;
    LDTR(SegmentDescriptor) \leftarrowGDTSegmentDescriptor;
ELSE LDTR}\leftarrow INVALID
```

FI;

## Flags Affected

None.
Protected Mode Exceptions

| \#GP(0) | If the current privilege level is not 0. <br> If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| :--- | :--- |
| If the DS, ES, FS, or GS register contains a NULL segment |  |
| selector. |  |
| If the selector operand does not point into the Global Descriptor |  |
| Table or if the entry in the GDT is not a Local Descriptor Table. |  |

\#GP(selector)
Segment selector is beyond GDT limit.

## Real-Address Mode Exceptions

\#UD The LLDT instruction is not recognized in real-address mode.

## Virtual-8086 Mode Exceptions

\#UD The LLDT instruction is not recognized in virtual-8086 mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- |
| :--- | :--- |
| canonical form. |  |
| \#GP(0) | If the current privilege level is not 0. |
|  | If the memory address is in a non-canonical form. |

```
#GP(selector) If the selector operand does not point into the Global Descriptor Table or if the entry in the GDT is not a Local Descriptor Table. Segment selector is beyond GDT limit.
#NP(selector) If the LDT descriptor is not present.
#PF(fault-code) If a page fault occurs.
#UD If the LOCK prefix is used.
```


## LMSW-Load Machine Status Word

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> OF $01 / 6$ | LMSW r/m16 |
| :--- | :--- | :--- | :--- | :--- | :--- | | A | Valid |
| :--- | :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM: $/$ /m (r) | NA | NA | NA |

## Description

Loads the source operand into the machine status word, bits 0 through 15 of register CRO. The source operand can be a 16-bit general-purpose register or a memory location. Only the low-order 4 bits of the source operand (which contains the PE, MP, EM, and TS flags) are loaded into CRO. The PG, CD, NW, AM, WP, NE, and ET flags of CRO are not affected. The operand-size attribute has no effect on this instruction.
If the PE flag of the source operand (bit 0 ) is set to 1 , the instruction causes the processor to switch to protected mode. While in protected mode, the LMSW instruction cannot be used to clear the PE flag and force a switch back to real-address mode.

The LMSW instruction is provided for use in operating-system software; it should not be used in application programs. In protected or virtual-8086 mode, it can only be executed at CPL 0.
This instruction is provided for compatibility with the Intel 286 processor; programs and procedures intended to run on the Pentium 4, Intel Xeon, P6 family, Pentium, Intel486, and Intel 386 processors should use the MOV (control registers) instruction to load the whole CRO register. The MOV CRO instruction can be used to set and clear the PE flag in CRO, allowing a procedure or program to switch between protected and real-address modes.
This instruction is a serializing instruction.
This instruction's operation is the same in non-64-bit modes and 64-bit mode. Note that the operand size is fixed at 16 bits.
See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 22 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for more information about the behavior of this instruction in VMX non-root operation.

## Operation

CRO[0:3] $\leftarrow S R C[0: 3] ;$

Flags Affected
None.

| Protected Mode Exceptions |  |
| :--- | :--- |
| \#GP(0) | If the current privilege level is not 0. <br> If a memory operand effective address is outside the CS, DS, |
|  | ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it <br> contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#PF(fault-code) |  |
| If a page fault occurs. |  |
| \#UD | If the LOCK prefix is used. |

## Real-Address Mode Exceptions

| \#GP | If a memory operand effective address is outside the CS, DS, |
| :--- | :--- |
|  | ES, FS, or GS segment limit. |
| \#UD | If the LOCK prefix is used. |

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#UD If the LOCK prefix is used.
Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the current privilege level is not 0. |
| If the memory address is in a non-canonical form. |  |
| \#PF(fault-code) | If a page fault occurs. |
| \#UD | If the LOCK prefix is used. |

## LOCK-Assert LOCK\# Signal Prefix

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F0 | LOCK | A | Valid | Valid | Asserts LOCK\# signal for <br> duration of the <br> accompanying instruction. |

NOTES:

* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Causes the processor's LOCK\# signal to be asserted during execution of the accompanying instruction (turns the instruction into an atomic instruction). In a multiprocessor environment, the LOCK\# signal ensures that the processor has exclusive use of any shared memory while the signal is asserted.

Note that, in later Intel 64 and IA-32 processors (including the Pentium 4, Intel Xeon, and P6 family processors), locking may occur without the LOCK\# signal being asserted. See the "IA-32 Architecture Compatibility" section below.

The LOCK prefix can be prepended only to the following instructions and only to those forms of the instructions where the destination operand is a memory operand: ADD, ADC, AND, BTC, BTR, BTS, CMPXCHG, CMPXCH8B, DEC, INC, NEG, NOT, OR, SBB, SUB, XOR, XADD, and XCHG. If the LOCK prefix is used with one of these instructions and the source operand is a memory operand, an undefined opcode exception (\#UD) may be generated. An undefined opcode exception will also be generated if the LOCK prefix is used with any instruction not in the above list. The XCHG instruction always asserts the LOCK\# signal regardless of the presence or absence of the LOCK prefix.

The LOCK prefix is typically used with the BTS instruction to perform a read-modifywrite operation on a memory location in shared memory environment.
The integrity of the LOCK prefix is not affected by the alignment of the memory field. Memory locking is observed for arbitrarily misaligned fields.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

Beginning with the P6 family processors, when the LOCK prefix is prefixed to an instruction and the memory area being accessed is cached internally in the processor, the LOCK\# signal is generally not asserted. Instead, only the processor's cache is locked. Here, the processor's cache coherency mechanism ensures that the
operation is carried out atomically with regards to memory. See "Effects of a Locked Operation on Internal Processor Caches" in Chapter 8 of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, the for more information on locking of caches.

## Operation

AssertLOCK\#(DurationOfAccompaningInstruction);

Flags Affected
None.

## Protected Mode Exceptions

\#UD If the LOCK prefix is used with an instruction not listed: ADD, ADC, AND, BTC, BTR, BTS, CMPXCHG, CMPXCH8B, DEC, INC, NEG, NOT, OR, SBB, SUB, XOR, XADD, XCHG.
Other exceptions can be generated by the instruction when the LOCK prefix is applied.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

LODS/LODSB/LODSW/LODSD/LODSQ-Load String

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AC | LODS m8 | A | Valid | Valid | For legacy mode, Load byte at address DS:(E)SI into AL. For 64-bit mode load byte at address (R)SI into AL. |
| AD | LODS m16 | A | Valid | Valid | For legacy mode, Load word at address DS:(E)SI into $A X$. For 64-bit mode load word at address $(R) S I$ into $A X$. |
| AD | LODS m32 | A | Valid | Valid | For legacy mode, Load dword at address DS:(E)SI into EAX. For 64-bit mode load dword at address (R)SI into EAX. |
| REX.W + AD | LODS m64 | A | Valid | N.E. | Load qword at address (R)SI into RAX. |
| AC | LODSB | A | Valid | Valid | For legacy mode, Load byte at address DS:(E)SI into AL. For 64-bit mode load byte at address $(R) S I$ into $A L$. |
| AD | LODSW | A | Valid | Valid | For legacy mode, Load word at address DS:(E)SI into $A X$. For 64-bit mode load word at address $(R) S I$ into $A X$. |
| AD | LODSD | A | Valid | Valid | For legacy mode, Load dword at address DS:(E)SI into EAX. For 64-bit mode load dword at address (R)SI into EAX. |
| REX.W + AD | LODSQ | A | Valid | N.E. | Load qword at address (R)SI into RAX. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Loads a byte, word, or doubleword from the source operand into the AL, AX, or EAX register, respectively. The source operand is a memory location, the address of which
is read from the DS:ESI or the DS:SI registers (depending on the address-size attribute of the instruction, 32 or 16 , respectively). The DS segment may be overridden with a segment override prefix.

At the assembly-code level, two forms of this instruction are allowed: the "explicitoperands" form and the "no-operands" form. The explicit-operands form (specified with the LODS mnemonic) allows the source operand to be specified explicitly. Here, the source operand should be a symbol that indicates the size and location of the source value. The destination operand is then automatically selected to match the size of the source operand (the AL register for byte operands, AX for word operands, and EAX for doubleword operands). This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the source operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct location. The location is always specified by the DS:(E)SI registers, which must be loaded correctly before the load string instruction is executed.

The no-operands form provides "short forms" of the byte, word, and doubleword versions of the LODS instructions. Here also DS:(E)SI is assumed to be the source operand and the AL, AX, or EAX register is assumed to be the destination operand. The size of the source and destination operands is selected with the mnemonic: LODSB (byte loaded into register AL), LODSW (word loaded into AX), or LODSD (doubleword loaded into EAX).

After the byte, word, or doubleword is transferred from the memory location into the $A L, A X$, or EAX register, the (E)SI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. (If the DF flag is 0 , the (E)SI register is incremented; if the DF flag is 1 , the ESI register is decremented.) The (E)SI register is incremented or decremented by 1 for byte operations, by 2 for word operations, or by 4 for doubleword operations.

In 64-bit mode, use of the REX.W prefix promotes operation to 64 bits. LODS/LODSQ load the quadword at address (R)SI into RAX. The (R)SI register is then incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register.
The LODS, LODSB, LODSW, and LODSD instructions can be preceded by the REP prefix for block loads of ECX bytes, words, or doublewords. More often, however, these instructions are used within a LOOP construct because further processing of the data moved into the register is usually necessary before the next transfer can be made. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in Chapter 4 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume $2 B$, for a description of the REP prefix.

## Operation

```
IF AL \leftarrowSRC; (* Byte load *)
    THEN AL \leftarrowSRC; (* Byte load *)
        IF DF = 0
                THEN (E)SI \leftarrow (E)SI + 1;
```

ELSE (E)SI $\leftarrow(E) S I-1 ;$
Fl ;
ELSE IF AX $\leftarrow$ SRC; (* Word load *)
THEN IF DF $=0$
THEN $(\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}+2$;
ELSE $(E) S I \leftarrow(E) S I-2 ;$
IF;
Fl ;
ELSE IF EAX $\leftarrow$ SRC; (* Doubleword load *)
THEN IF DF $=0$
THEN $(\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}+4 ;$
ELSE (E)SI $\leftarrow(E) S I-4 ;$
Fl ;
FI ;
ELSE IF RAX $\leftarrow$ SRC; (* Quadword load *)
THEN IF DF $=0$
THEN $(\mathrm{R}) \mathrm{SI} \leftarrow(\mathrm{R}) \mathrm{SI}+8 ;$
ELSE $(R) S I \leftarrow(R) S I-8 ;$
Fl ;
FI;
Fl ;

Flags Affected
None.

Protected Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0)
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.

If the LOCK prefix is used.

Virtual-8086 Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#PF(fault-code) | If a page fault occurs. <br> If alignment checking is enabled and an unaligned memory <br> reference is made. |
| \#UD | If the LOCK prefix is used. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- |
| :--- | :--- |
| canonical form. |  |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |

## LOOP/LOOP cc-Loop According to ECX Counter

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E2 cb | LOOP rel8 | A | Valid | Valid | Decrement count; jump short if count $\neq 0$. |
| E1 cb | LOOPE rel8 | A | Valid | Valid | Decrement count; jump short if count $\neq 0$ and $\mathrm{ZF}=$ 1. |
| EO cb | LOOPNE rel8 | A | Valid | Valid | Decrement count; jump short if count $\neq 0$ and $\mathrm{ZF}=$ 0. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | Offset | NA | NA | NA |

## Description

Performs a loop operation using the RCX, ECX or CX register as a counter (depending on whether address size is 64 bits, 32 bits, or 16 bits). Note that the LOOP instruction ignores REX.W; but 64-bit address size can be over-ridden using a 67 H prefix.

Each time the LOOP instruction is executed, the count register is decremented, then checked for 0 . If the count is 0 , the loop is terminated and program execution continues with the instruction following the LOOP instruction. If the count is not zero, a near jump is performed to the destination (target) operand, which is presumably the instruction at the beginning of the loop.
The target instruction is specified with a relative offset (a signed offset relative to the current value of the instruction pointer in the IP/EIP/RIP register). This offset is generally specified as a label in assembly code, but at the machine code level, it is encoded as a signed, 8-bit immediate value, which is added to the instruction pointer. Offsets of -128 to +127 are allowed with this instruction.

Some forms of the loop instruction (LOOPcc) also accept the ZF flag as a condition for terminating the loop before the count reaches zero. With these forms of the instruction, a condition code (cc) is associated with each instruction to indicate the condition being tested for. Here, the LOOPcc instruction itself does not affect the state of the ZF flag; the ZF flag is changed by other instructions in the loop.

## Operation

If (AddressSize = 32)
THEN Count is ECX;
ELSE IF (AddressSize = 64)
Count is RCX;

## ELSE Count is CX;

FI;

```
Count \(\leftarrow\) Count - 1;
IF Instruction is not LOOP
    THEN
        IF (Instruction \(\leftarrow\) LOOPE) or (Instruction \(\leftarrow\) LOOPZ)
            THEN IF ( \(\mathrm{ZF}=1\) ) and (Count \(\neq 0\) )
                THEN BranchCond \(\leftarrow 1\);
                        ELSE BranchCond \(\leftarrow 0\);
                FI;
            ELSE (Instruction = LOOPNE) or (Instruction = LOOPNZ)
                IF ( \(\mathrm{ZF}=0\) ) and (Count \(\neq 0\) )
                        THEN BranchCond \(\leftarrow 1\);
                        ELSE BranchCond \(\leftarrow 0\);
                        FI;
        Fl;
    ELSE (* Instruction = LOOP *)
        IF (Count \(=0\) )
            THEN BranchCond \(\leftarrow 1\);
            ELSE BranchCond \(\leftarrow 0\);
        FI;
Fl ;
IF BranchCond = 1
    THEN
        IF OperandSize \(=32\)
            THEN EIP \(\leftarrow\) EIP + SignExtend(DEST);
            ELSE IF OperandSize \(=64\)
            THEN RIP \(\leftarrow\) RIP + SignExtend(DEST);
            FI;
            ELSE IF OperandSize \(=16\)
            THEN EIP \(\leftarrow\) EIP AND 0000FFFFH;
            FI;
            ELSE IF OperandSize = (32 or 64)
            THEN IF (R/E)IP < CS.Base or (R/E)IP > CS.Limit
                \#GP; FI;
            Fl ;
```

```
        Fl;
ELSE
Terminate loop and continue program execution at (R/E)IP;
```

Fl ;

Flags Affected
None.

Protected Mode Exceptions
\#GP(0) If the offset being jumped to is beyond the limits of the CS segment.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#GP If the offset being jumped to is beyond the limits of the CS segment or is outside of the effective address space from 0 to FFFFH. This condition can occur if a 32-bit address size override prefix is used.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
Same exceptions as in real address mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#GP(0) | If the offset being jumped to is in a non-canonical form. |
| :--- | :--- |
| \#UD | If the LOCK prefix is used. |

## LSL-Load Segment Limit

| Opcode | Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF $03 / \mathrm{r}$ | LSL r16, r16/m16 | A | Valid | Valid | Load: $\boldsymbol{r 1 6} \leftarrow$ segment limit, selector r16/m16. |
| OF 03 /г | LSL r32, $32 / \mathrm{m} 16^{*}$ | A | Valid | Valid | Load: r32 $\leftarrow$ segment limit, selector r32/m16. |
| $\begin{aligned} & \text { REX.W + OF } 03 \\ & \text { /r } \end{aligned}$ | LSL r64, r32/m16* | A | Valid | Valid | Load: r64 $\leftarrow$ segment limit, selector r32/m16 |

NOTES:

* For all loads (regardless of destination sizing), only bits 16-0 are used. Other bits are ignored.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Loads the unscrambled segment limit from the segment descriptor specified with the second operand (source operand) into the first operand (destination operand) and sets the ZF flag in the EFLAGS register. The source operand (which can be a register or a memory location) contains the segment selector for the segment descriptor being accessed. The destination operand is a general-purpose register.

The processor performs access checks as part of the loading process. Once loaded in the destination register, software can compare the segment limit with the offset of a pointer.

The segment limit is a 20-bit value contained in bytes 0 and 1 and in the first 4 bits of byte 6 of the segment descriptor. If the descriptor has a byte granular segment limit (the granularity flag is set to 0 ), the destination operand is loaded with a byte granular value (byte limit). If the descriptor has a page granular segment limit (the granularity flag is set to 1), the LSL instruction will translate the page granular limit (page limit) into a byte limit before loading it into the destination operand. The translation is performed by shifting the 20-bit "raw" limit left 12 bits and filling the loworder 12 bits with 1 s .

When the operand size is 32 bits, the 32-bit byte limit is stored in the destination operand. When the operand size is 16 bits, a valid 32-bit limit is computed; however, the upper 16 bits are truncated and only the low-order 16 bits are loaded into the destination operand.

This instruction performs the following checks before it loads the segment limit into the destination register:

- Checks that the segment selector is not NULL.
- Checks that the segment selector points to a descriptor that is within the limits of the GDT or LDT being accessed
- Checks that the descriptor type is valid for this instruction. All code and data segment descriptors are valid for (can be accessed with) the LSL instruction. The valid special segment and gate descriptor types are given in the following table.
- If the segment is not a conforming code segment, the instruction checks that the specified segment descriptor is visible at the CPL (that is, if the CPL and the RPL of the segment selector are less than or equal to the DPL of the segment selector).
If the segment descriptor cannot be accessed or is an invalid type for the instruction, the ZF flag is cleared and no value is loaded in the destination operand.

Table 3-65. Segment and Gate Descriptor Types

| Type | Protected Mode |  | IA-32e Mode |  |
| :---: | :--- | :---: | :--- | :--- |
|  | Name | Valid | Name | Valid |
| 1 | Reserved | No | Upper 8 byte of a 16- <br> Byte descriptor | Yes |
| 2 | LDT | Yes | Reserved | No |
| 3 | Busy 16-bit TSS | Yes | LDT | Yes |
| 4 | 16 -bit call gate | Yes | Reserved | No |
| 5 | 16 -bit/32-bit task | No | Reserved | Reserved |
| 6 | gate | 16 -bit interrupt gate | No | Reserved |
| 7 | 16 -bit trap gate | No | Reserved | No |
| 8 | Reserved | No | Reserved | No |
| 9 | Available 32-bit TSS | Yes | 64-bit TSS | No |
| A | Reserved | No | Reserved | No |
| B | Busy 32-bit TSS | Yes | Busy 64-bit TSS | Nes |
| C | 32-bit call gate | No | 64-bit call gate | Yes |
| D | Reserved | No | Reserved | No |
| E | 32-bit interrupt gate | No | 64-bit interrupt gate | No |
| F | 32-bit trap gate | No | 64-bit trap gate | No |

## Operation

```
IF SRC(Offset) > descriptor table limit
    THEN ZF \leftarrow 0; Fl;
Read segment descriptor;
IF SegmentDescriptor(Type) = conforming code segment
and (CPL > DPL) OR (RPL > DPL)
or Segment type is not valid for instruction
    THEN
        ZF}\leftarrow0
        ELSE
        temp \leftarrow SegmentLimit([SRC]);
        IF (G}\leftarrow1
            THEN temp \leftarrow ShiftLeft(12, temp) OR 00000FFFH;
        ELSE IF OperandSize = 32
            THEN DEST \leftarrow temp; FI;
        ELSE IF OperandSize = 64 (* REX.W used *)
            THEN DEST (* Zero-extended *) \leftarrow temp; Fl;
        ELSE (* OperandSize = 16 *)
            DEST \leftarrow temp AND FFFFH;
        FI;
```

FI;

## Flags Affected

The ZF flag is set to 1 if the segment limit is loaded successfully; otherwise, it is set to 0 .

## Protected Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and the memory operand effective address is unaligned while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

\#UD
The LSL instruction cannot be executed in real-address mode.

## Virtual-8086 Mode Exceptions

\#UD The LSL instruction cannot be executed in virtual-8086 mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions

| \#SS(0) | If the memory operand effective address referencing the SS <br> segment is in a non-canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory operand effective address is in a non-canonical <br> form. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and the memory operand effec- <br> tive address is unaligned while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |

LTR-Load Task Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> Valid | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF $00 / 3$ | LTR $r / m 16$ | A | Valid | Load $r / m 16$ into task |  |
| register. |  |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (r) | NA | NA | NA |

## Description

Loads the source operand into the segment selector field of the task register. The source operand (a general-purpose register or a memory location) contains a segment selector that points to a task state segment (TSS). After the segment selector is loaded in the task register, the processor uses the segment selector to locate the segment descriptor for the TSS in the global descriptor table (GDT). It then loads the segment limit and base address for the TSS from the segment descriptor into the task register. The task pointed to by the task register is marked busy, but a switch to the task does not occur.

The LTR instruction is provided for use in operating-system software; it should not be used in application programs. It can only be executed in protected mode when the CPL is 0 . It is commonly used in initialization code to establish the first task to be executed.

The operand-size attribute has no effect on this instruction.
In 64-bit mode, the operand size is still fixed at 16 bits. The instruction references a 16 -byte descriptor to load the 64-bit base.

## Operation

IF SRC is a NULL selector
THEN \#GP(0);
IF SRC(Offset) > descriptor table limit OR IF SRC(type) $\neq$ global
THEN \#GP(segment selector); FI;
Read segment descriptor;
IF segment descriptor is not for an available TSS
THEN \#GP(segment selector); FI;
IF segment descriptor is not present
THEN \#NP(segment selector); FI;

```
TSSsegmentDescriptor(busy) \leftarrow 1;
(* Locked read-modify-write operation on the entire descriptor when setting busy flag *)
TaskRegister(SegmentSelector) \leftarrow SRC;
TaskRegister(SegmentDescriptor) \leftarrow TSSSegmentDescriptor;
Flags Affected
None.
Protected Mode Exceptions
#GP(0) If the current privilege level is not 0.
    If a memory operand effective address is outside the CS, DS,
    ES, FS, or GS segment limit.
    If the source operand contains a NULL segment selector.
    If the DS, ES, FS, or GS register is used to access memory and it
    contains a NULL segment selector.
#GP(selector) If the source selector points to a segment that is not a TSS or to
    one for a task that is already busy.
    If the selector points to LDT or is beyond the GDT limit.
#NP(selector) If the TSS is marked not present.
#SS(0) If a memory operand effective address is outside the SS
    segment limit.
#PF(fault-code) If a page fault occurs.
#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#UD The LTR instruction is not recognized in real-address mode.
Virtual-8086 Mode Exceptions
\#UD The LTR instruction is not recognized in virtual-8086 mode.
```


## Compatibility Mode Exceptions

```
Same exceptions as in protected mode.
```


## 64-Bit Mode Exceptions

```
\begin{tabular}{ll} 
\#SS(0) & If a memory address referencing the SS segment is in a non- \\
canonical form. \\
\#GP(0) & If the current privilege level is not 0. \\
& If the memory address is in a non-canonical form. \\
& If the source operand contains a NULL segment selector.
\end{tabular}
```

| \#GP(selector) | If the source selector points to a segment that is not a TSS or to <br> one for a task that is already busy. <br> If the selector points to LDT or is beyond the GDT limit. <br> If the descriptor type of the upper 8-byte of the 16-byte <br> descriptor is non-zero. |
| :--- | :--- |
| \#NP(selector) | If the TSS is marked not present. |
| \#PF(fault-code) | If a page fault occurs. |
| \#UD | If the LOCK prefix is used. |

## MASKMOVDQU-Store Selected Bytes of Double Quadword

| Opcode/ <br> Instruction | Op/ <br> En | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| 66 OF F7 /r | A | V/V | SSE2 | Selectively write bytes from <br> xmm1 to memory location <br> using the byte mask in <br> xmm2. The default memory <br> location is specified by |
| DS:EDI/RDI. |  |  |  |  |

## Instruction Operand Encoding ${ }^{1}$

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r) | ModRM:r/m (r) | NA | NA |

## Description

Stores selected bytes from the source operand (first operand) into an 128-bit memory location. The mask operand (second operand) selects which bytes from the source operand are written to memory. The source and mask operands are XMM registers. The memory location specified by the effective address in the DI/EDI/RDI register (the default segment register is DS, but this may be overridden with a segment-override prefix). The memory location does not need to be aligned on a natural boundary. (The size of the store address depends on the address-size attribute.)

The most significant bit in each byte of the mask operand determines whether the corresponding byte in the source operand is written to the corresponding byte location in memory: 0 indicates no write and 1 indicates write.
The MASKMOVDQU instruction generates a non-temporal hint to the processor to minimize cache pollution. The non-temporal hint is implemented by using a write combining (WC) memory type protocol (see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10, of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1). Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MASKMOVDQU instructions if multiple

1. ModRM.MOD $=011 \mathrm{~B}$ required
processors might use different memory types to read/write the destination memory locations.
Behavior with a mask of all $0 s$ is as follows:

- No data will be written to memory.
- Signaling of breakpoints (code or data) is not guaranteed; different processor implementations may signal or not signal these breakpoints.
- Exceptions associated with addressing memory and page faults may still be signaled (implementation dependent).
- If the destination memory region is mapped as UC or WP, enforcement of associated semantics for these memory types is not guaranteed (that is, is reserved) and is implementation-specific.
The MASKMOVDQU instruction can be used to improve performance of algorithms that need to merge data on a byte-by-byte basis. MASKMOVDQU should not cause a read for ownership; doing so generates unnecessary bandwidth since data is to be written directly using the byte-mask without allocating old data prior to the store.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.
If VMASKMOVDQU is encoded with VEX.L= 1 , an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.


## Operation

$\operatorname{IF}($ MASK $[7]=1)$
THEN DEST[DI/EDI] $\leftarrow$ SRC[7:0] ELSE (* Memory location unchanged *); Fl; IF (MASK[15] = 1)

THEN DEST[DI/EDI +1] $\leftarrow$ SRC[15:8] ELSE (* Memory location unchanged *); FI;
(* Repeat operation for 3rd through 14th bytes in source operand *)
$\operatorname{IF}(\operatorname{MASK}[127]=1)$
THEN DEST[DI/EDI +15] $\leftarrow$ SRC[127:120] ELSE (* Memory location unchanged *); Fl;
Intel C/C++ Compiler Intrinsic Equivalent
void _mm_maskmoveu_si128(_m128i d,_m128in, char * p)

## Other Exceptions

See Exceptions Type 4; additionally
\#UD

$$
\begin{aligned}
& \text { If VEX.L= } 1 \\
& \text { If VEX.vvv ! }=111 \mathrm{~B} .
\end{aligned}
$$

## VMASKMOV-Conditional SIMD Packed Loads and Stores

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.NDS.128.66.0F38.WO 2C /г VMASKMOVPS $\mathrm{xmm1}$, xmm2, m128 | A | V/V | AVX | Conditionally load packed single-precision values from m128 using mask in xmm2 and store in xmm 1 . |
| VEX.NDS.256.66.0F38.WO 2C /г VMASKMOVPS ymm1, ymm2, m256 | A | V/V | AVX | Conditionally load packed single-precision values from m256 using mask in ymm2 and store in ymm1. |
| VEX.NDS.128.66.0F38.WO 2D /r VMASKMOVPD xmm1, xmm2, m128 | A | V/V | AVX | Conditionally load packed double-precision values from m128 using mask in $\mathrm{xmm2}$ and store in $\mathrm{xmm1}$. |
| VEX.NDS.256.66.0F38.WO 2D /r VMASKMOVPD ymm1, ymm2, m256 | A | V/V | AVX | Conditionally load packed double-precision values from m256 using mask in ymm2 and store in ymm1. |
| VEX.NDS.128.66.0F38.WO 2E/r VMASKMOVPS m128, xmm1, xmm2 | B | V/V | AVX | Conditionally store packed single-precision values from xmm2 using mask in xmm1. |
| VEX.NDS.256.66.0F38.WO 2E/r VMASKMOVPS m256, ymm1, ymm2 | B | V/V | AVX | Conditionally store packed single-precision values from ymm2 using mask in ymm1. |
| VEX.NDS.128.66.0F38.W0 2F /r VMASKMOVPD m128, xmm1, xmm2 | B | V/V | AVX | Conditionally store packed double-precision values from xmm2 using mask in xmm1. |
| VEX.NDS.256.66.0F38.WO 2F /r VMASKMOVPD m256, ymm1, ymm2 | B | V/V | AVX | Conditionally store packed double-precision values from ymm2 using mask in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | VEX.vvvv (r) | ModRM: $: / \mathrm{m}(r)$ | NA |
| B | ModRM:r/m (w) | VEX.vvvv (r) | ModRM: $: / \mathrm{m} / \mathrm{r})$ | NA |

## Description

Conditionally moves packed data elements from the second source operand into the corresponding data element of the destination operand, depending on the mask bits associated with each data element. The mask bits are specified in the first source operand.

The mask bit for each data element is the most significant bit of that element in the first source operand. If a mask is 1 , the corresponding data element is copied from the second source operand to the destination operand. If the mask is 0 , the corresponding data element is set to zero in the load form of these instructions, and unmodified in the store form.
The second source operand is a memory address for the load form of these instruction. The destination operand is a memory address for the store form of these instructions. The other operands are both XMM registers (for VEX. 128 version) or YMM registers (for VEX. 256 version).
Faults occur only due to mask-bit required memory accesses that caused the faults. Faults will not occur due to referencing any memory location if the corresponding mask bit for that memory location is 0 . For example, no faults will be detected if the mask bits are all zero.
Unlike previous MASKMOV instructions (MASKMOVQ and MASKMOVDQU), a nontemporal hint is not applied to these instructions.

Instruction behavior on alignment check reporting with mask bits of less than all 1s are the same as with mask bits of all 1s.

VMASKMOV should not be used to access memory mapped I/O and un-cached memory as the access and the ordering of the individual loads or stores it does is implementation specific.
In cases where mask bits indicate data should not be loaded or stored paging $A$ and D bits will be set in an implementation dependent way. However, A and D bits are always set for pages where data is actually loaded/stored.
Note: for load forms, the first source (the mask) is encoded in VEX.vvvv; the second source is encoded in rm_field, and the destination register is encoded in reg_field.
Note: for store forms, the first source (the mask) is encoded in VEX.vvvv; the second source register is encoded in reg_field, and the destination memory location is encoded in rm_field.

## Operation

## VMASKMOVPS -128-bit load

DEST[31:0] ↔ IF (SRC1[31]) Load_32(mem) ELSE 0
DEST[63:32] \& IF (SRC1[63]) Load_32(mem + 4) ELSE 0
DEST[95:64] Һ IF (SRC1[95]) Load_32(mem + 8) ELSE 0
DEST[127:97] < IF (SRC1[127]) Load_32(mem + 12) ELSE 0
DEST[VLMAX-1:128] $\leftarrow 0$

```
DEST[31:0] < IF (SRC1[31]) Load_32(mem) ELSE 0
DEST[63:32] < IF (SRC1[63]) Load_32(mem + 4) ELSE 0
DEST[95:64] < IF (SRC1[95]) Load_32(mem + 8) ELSE 0
DEST[127:96] < IF (SRC1[127]) Load_32(mem + 12) ELSE 0
DEST[159:128] < IF (SRC1[159]) Load_32(mem + 16) ELSE 0
DEST[191:160] & IF (SRC1[191]) Load_32(mem + 20) ELSE 0
DEST[223:192] & IF (SRC1[223]) Load_32(mem + 24) ELSE 0
DEST[255:224] & IF (SRC1[255]) Load_32(mem + 28) ELSE 0
```


## VMASKMOVPD - 128-bit load

DEST[63:0] Һ IF (SRC1[63]) Load_64(mem) ELSE 0
DEST[127:64] < IF (SRC1[127]) Load_64(mem + 16) ELSE 0
DEST[VLMAX-1:128] $\leftarrow 0$

## VMASKMOVPD - 256-bit load

DEST[63:0] \& IF (SRC1[63]) Load_64(mem) ELSE 0
DEST[127:64] ↔IF (SRC1[127]) Load_64(mem + 8) ELSE 0
DEST[195:128] < IF (SRC1[191]) Load_64(mem + 16) ELSE 0
DEST[255:196] ↔ IF (SRC1[255]) Load_64(mem + 24) ELSE 0

## VMASKMOVPS - 128-bit store

IF (SRC1[31]) DEST[31:0] $\leftarrow$ SRC2[31:0]
IF (SRC1[63]) DEST[63:32] $\leftarrow ~ S R C 2[63: 32]$
IF (SRC1[95]) DEST[95:64] < SRC2[95:64]
IF (SRC1[127]) DEST[127:96] $\leqslant$ SRC2[127:96]

## VMASKMOVPS - 256-bit store

IF (SRC1[31]) DEST[31:0] $\leftarrow \operatorname{SRC2}[31: 0]$
IF (SRC1[63]) DEST[63:32] \& SRC2[63:32]
IF (SRC1[95]) DEST[95:64] $\leftarrow$ SRC2[95:64]
IF (SRC1[127]) DEST[127:96] \& SRC2[127:96]
IF (SRC1[159]) DEST[159:128] < SRC2[159:128]
IF (SRC1[191]) DEST[191:160] $\leftarrow$ SRC2[191:160]
IF (SRC1[223]) DEST[223:192] \& SRC2[223:192]
IF (SRC1[255]) DEST[255:224] $\leqslant$ SRC2[255:224]

## VMASKMOVPD - 128-bit store

IF (SRC1[63]) DEST[63:0] $\leftarrow$ SRC2[63:0]
IF (SRC1[127]) DEST[127:64] < SRC2[127:64]

## VMASKMOVPD - 256-bit store

IF (SRC1[63]) DEST[63:0] \& SRC2[63:0]
IF (SRC1[127]) DEST[127:64] < SRC2[127:64]

IF (SRC1[191]) DEST[191:128] $\leftarrow ~ S R C 2[191: 128]$
IF (SRC1[255]) DEST[255:192] \& SRC2[255:192]

Intel C/C++ Compiler Intrinsic Equivalent
__m256 _mm256_maskload_ps(float const *a, __m256i mask)
void _mm256_maskstore_ps(float *a, __m256i mask, __m256 b)
__m256d _mm256_maskload_pd(double *a, __m256i mask);
void _mm256_maskstore_pd(double *a, __m256i mask, __m256d b);
__m128 _mm256_maskload_ps(float const *a, __m128i mask)
void _mm256_maskstore_ps(float *a, __m128i mask, __m128 b)
__m128d _mm256_maskload_pd(double *a, __m128i mask);
void _mm256_maskstore_pd(double *a, __m128i mask, __m128d b);

SIMD Floating-Point Exceptions
None

## Other Exceptions

See Exceptions Type 6 (No AC\# reported for any mask bit combinations); additionally
\#UD If VEX.W = 1 .

## MASKMOVQ-Store Selected Bytes of Quadword

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF F7 /r | MASKMOVQ mm1, mm2 | A | Valid | Valid | Selectively write bytes from mm1 to memory location using the byte mask in mm2. The default memory location is specified by DS:DI/EDI/RDI. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r) | ModRM:r/m (r) | NA | NA |

## Description

Stores selected bytes from the source operand (first operand) into a 64-bit memory location. The mask operand (second operand) selects which bytes from the source operand are written to memory. The source and mask operands are MMX technology registers. The memory location specified by the effective address in the DI/EDI/RDI register (the default segment register is DS, but this may be overridden with a segment-override prefix). The memory location does not need to be aligned on a natural boundary. (The size of the store address depends on the address-size attribute.)

The most significant bit in each byte of the mask operand determines whether the corresponding byte in the source operand is written to the corresponding byte location in memory: 0 indicates no write and 1 indicates write.
The MASKMOVQ instruction generates a non-temporal hint to the processor to minimize cache pollution. The non-temporal hint is implemented by using a write combining (WC) memory type protocol (see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10, of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1). Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MASKMOVQ instructions if multiple processors might use different memory types to read/write the destination memory locations.

This instruction causes a transition from x87 FPU to MMX technology state (that is, the $x 87$ FPU top-of-stack pointer is set to 0 and the $x 87$ FPU tag word is set to all 0 s [valid]).
The behavior of the MASKMOVQ instruction with a mask of all $0 s$ is as follows:

- No data will be written to memory.
- Transition from x87 FPU to MMX technology state will occur.
- Exceptions associated with addressing memory and page faults may still be signaled (implementation dependent).
- Signaling of breakpoints (code or data) is not guaranteed (implementation dependent).
- If the destination memory region is mapped as UC or WP, enforcement of associated semantics for these memory types is not guaranteed (that is, is reserved) and is implementation-specific.

The MASKMOVQ instruction can be used to improve performance for algorithms that need to merge data on a byte-by-byte basis. It should not cause a read for ownership; doing so generates unnecessary bandwidth since data is to be written directly using the byte-mask without allocating old data prior to the store.
In 64-bit mode, the memory address is specified by DS:RDI.

## Operation

$$
\text { IF }(\operatorname{MASK}[7]=1)
$$

THEN DEST[DI/EDI] $\leftarrow$ SRC[7:0] ELSE (* Memory location unchanged *); FI; IF (MASK[15] = 1)

THEN DEST[DI/EDI +1] $\leftarrow$ SRC[15:8] ELSE (* Memory location unchanged *); Fl;
(* Repeat operation for 3rd through 6th bytes in source operand *)
IF (MASK[63] = 1)
THEN DEST[DI/EDI +15] $\leftarrow$ SRC[63:56] ELSE (* Memory location unchanged *); FI;

Intel C/C++ Compiler Intrinsic Equivalent
void _mm_maskmove_si64(__m64d, __m64n, char * p)

## Other Exceptions

See Table 19-8, "Exception Conditions for Legacy SIMD/MMX Instructions without FP Exception," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## MAXPD—Return Maximum Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 5F /r MAXPD xmm1, xmm2/m128 | A | V/V | SSE2 | Return the maximum double-precision floatingpoint values between $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.66.0F.WIG 5F /r VMAXPD xmm1,xmm2, xmm3/m128 | B | V/V | AVX | Return the maximum double-precision floatingpoint values between xmm2 and $x m m 3 / m e m$. |
| VEX.NDS.256.66.0F.WIG 5F /r <br> VMAXPD ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Return the maximum packed double-precision floating-point values between ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD compare of the packed double-precision floating-point values in the first source operand and the second source operand and returns the maximum value for each pair of values to the destination operand.
If the values being compared are both 0.0 s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN , that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a $\mathrm{NaN}(\mathrm{SNaN}$ or QNaN ) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MAXPD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register
and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
MAX(SRC1, SRC2)
{
    IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST < SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST < SRC2; FI;
        ELSE IF (SRC2 = SNaN) THEN DEST < SRC2; FI;
        ELSE IF (SRC1 > SRC2) THEN DEST < SRC1;
        ELSE DEST < SRC2;
    FI;
}
```

MAXPD (128-bit Legacy SSE version)
DEST[63:0] < MAX(DEST[63:0], SRC[63:0])
DEST[127:64] < MAX(DEST[127:64], SRC[127:64])
DEST[VLMAX-1:128] (Unmodified)
VMAXPD (VEX. 128 encoded version)
DEST[63:0] \& MAX(SRC1[63:0], SRC2[63:0])
DEST[127:64] < MAX(SRC1[127:64], SRC2[127:64])
DEST[VLMAX-1:128] $\leftarrow 0$
VMAXPD (VEX. 256 encoded version)
DEST[63:0] < MAX(SRC1[63:0], SRC2[63:0])
DEST[127:64] < MAX(SRC1[127:64], SRC2[127:64])
DEST[191:128] < MAX(SRC1[191:128], SRC2[191:128])
DEST[255:192] \& MAX(SRC1[255:192], SRC2[255:192])
Intel C/C++ Compiler Intrinsic Equivalent
MAXPD __m128d _mm_max_pd(__m128d a, __m128d b);
VMAXPD __m256d _mm256_max_pd (__m256d a, __m256d b);

## SIMD Floating-Point Exceptions

Invalid (including QNaN source operand), Denormal.

Other Exceptions
See Exceptions Type 2.

MAXPS—Return Maximum Packed Single-Precision Floating-Point
Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feat Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $5 \mathrm{~F} / \mathrm{r}$ MAXPS xmm1, xmm2/m128 | A | V/V | SSE | Return the maximum singleprecision floating-point values between $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.0F.WIG 5F/r VMAXPS $\mathrm{xmm1} 1, \mathrm{xmm} 2, \mathrm{xmm} 3 / \mathrm{m} 128$ | B | V/V | AVX | Return the maximum singleprecision floating-point values between xmm 2 and xmm3/mem. |
| VEX.NDS.256.0F.WIG 5F/r VMAXPS ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Return the maximum single double-precision floatingpoint values between ymm2 and $\mathrm{ymm} 3 / \mathrm{mem}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD compare of the packed single-precision floating-point values in the first source operand and the second source operand and returns the maximum value for each pair of values to the destination operand.
If the values being compared are both 0.0 s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN , that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MAXPS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register
and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
MAX(SRC1, SRC2)
{
    IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST < SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST < SRC2; FI;
        ELSE IF SRC2 = SNaN) THEN DEST < SRC2; FI;
        ELSE IF (SRC1 > SRC2) THEN DEST < SRC1;
        ELSE DEST < SRC2;
```

    Fl ;
    \}
MAXPS (128-bit Legacy SSE version)
DEST[31:0] < MAX(DEST[31:0], SRC[31:0])
DEST[63:32] < MAX(DEST[63:32], SRC[63:32])
DEST[95:64] < MAX(DEST[95:64], SRC[95:64])
DEST[127:96] < MAX(DEST[127:96], SRC[127:96])
DEST[VLMAX-1:128] (Unmodified)
VMAXPS (VEX. 128 encoded version)
DEST[31:0] < MAX(SRC1[31:0], SRC2[31:0])
DEST[63:32] < MAX(SRC1[63:32], SRC2[63:32])
DEST[95:64] < MAX(SRC1[95:64], SRC2[95:64])
DEST[127:96] < MAX(SRC1[127:96], SRC2[127:96])
DEST[VLMAX-1:128] $\leftarrow 0$
VMAXPS (VEX. 256 encoded version)
DEST[31:0] < MAX(SRC1[31:0], SRC2[31:0])
DEST[63:32] < MAX(SRC1[63:32], SRC2[63:32])
DEST[95:64] < MAX(SRC1[95:64], SRC2[95:64])
DEST[127:96] < MAX(SRC1[127:96], SRC2[127:96])
DEST[159:128] \& MAX(SRC1[159:128], SRC2[159:128])
DEST[191:160] \& MAX(SRC1[191:160], SRC2[191:160])
DEST[223:192] \& MAX(SRC1[223:192], SRC2[223:192])

DEST[255:224] < MAX(SRC1[255:224], SRC2[255:224])
Intel C/C++ Compiler Intrinsic Equivalent
MAXPS __m128 _mm_max_ps (__m128 a, __m128 b);
VMAXPS __m256 _mm256_max_ps (__m256 a, __m256 b);
SIMD Floating-Point Exceptions
Invalid (including QNaN source operand), Denormal.

Other Exceptions
See Exceptions Type 2.

## MAXSD—Return Maximum Scalar Double-Precision Floating-Point

 Value| Opcode/ | Op/ <br> En | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| F2 0F 5F /r | A | V/V | SSE2 | Return the maximum scalar <br> double-precision floating- <br> mAXSD $x m m 1, ~ x m m 2 / m 64 ~ v a l u e ~ b e t w e e n ~$ |
| VEXm2/mem64 and $x m m 1$. |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares the low double-precision floating-point values in the first source operand and second the source operand, and returns the maximum value to the low quadword of the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers. When the second source operand is a memory operand, only 64 bits are accessed. The high quadword of the destination operand is copied from the same bits of first source operand.
If the values being compared are both 0.0 s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a NaN ( SNaN or QNaN ) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN of either source operand be returned, the action of MAXSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.
The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

## MAX(SRC1, SRC2)

\{
IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST $\leftarrow$ SRC2;
ELSE IF (SRC1 = SNaN) THEN DEST $\leqslant$ SRC2; Fl;
ELSE IF SRC2 = SNaN) THEN DEST $\leftarrow$ SRC2; FI;
ELSE IF (SRC1 > SRC2) THEN DEST $\leftarrow$ SRC1;
ELSE DEST $\leqslant$ SRC2;
Fl ;
\}
MAXSD (128-bit Legacy SSE version)
DEST[63:0] <MAX(DEST[63:0], SRC[63:0])
DEST[VLMAX-1:64] (Unmodified)

## VMAXSD (VEX. 128 encoded version)

DEST[63:0] <MAX(SRC1[63:0], SRC2[63:0])
DEST[127:64] < SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
MAXSD __m128d _mm_max_sd(__m128d a, __m128d b)

## SIMD Floating-Point Exceptions

Invalid (including QNaN source operand), Denormal.
Other Exceptions
See Exceptions Type 3.

## MAXSS—Return Maximum Scalar Single-Precision Floating-Point Value

| Opcode/ <br> Instruction | Op/ <br> En | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| F3 0F 5F /r | A | V/V | SSE | Return the maximum scalar <br> single-precision floating- |
| MAXSS xmm1, xmm2/m32 value between |  |  |  |  |
| xmm2/mem32 and xmm1. |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares the low single-precision floating-point values in the first source operand and the second source operand, and returns the maximum value to the low doubleword of the destination operand.
If the values being compared are both 0.0 s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN , that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a NaN ( SNaN or QNaN ) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN from either source operand be returned, the action of MAXSS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
Operation

```
MAX(SRC1, SRC2)
{
    IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST < SRC2;
            ELSE IF (SRC1 = SNaN) THEN DEST < SRC2; Fl;
            ELSE IF SRC2 = SNaN) THEN DEST < SRC2; Fl;
            ELSE IF (SRC1 > SRC2) THEN DEST < SRC1;
            ELSE DEST < SRC2;
    FI;
}
```


## MAXSS (128-bit Legacy SSE version)

```
DEST[31:0] <MAX(DEST[31:0], SRC[31:0])
DEST[VLMAX-1:32] (Unmodified)
VMAXSS (VEX. 128 encoded version)
DEST[31:0] <MAX(SRC1[31:0], SRC2[31:0])
DEST[127:32] < SRC1[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
__m128d _mm_max_ss(__m128d a, __m128d b)
```


## SIMD Floating-Point Exceptions

```
Invalid (including QNaN source operand), Denormal.
Other Exceptions
See Exceptions Type 3.
```

MFENCE-Memory Fence

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> OF AE /6 | MFENCE |
| :--- | :--- | :--- | :--- | :--- | :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Performs a serializing operation on all load-from-memory and store-to-memory instructions that were issued prior the MFENCE instruction. This serializing operation guarantees that every load and store instruction that precedes the MFENCE instruction in program order becomes globally visible before any load or store instruction that follows the MFENCE instruction. ${ }^{1}$ The MFENCE instruction is ordered with respect to all load and store instructions, other MFENCE instructions, any LFENCE and SFENCE instructions, and any serializing instructions (such as the CPUID instruction). MFENCE does not serialize the instruction stream.
Weakly ordered memory types can be used to achieve higher processor performance through such techniques as out-of-order issue, speculative reads, write-combining, and write-collapsing. The degree to which a consumer of data recognizes or knows that the data is weakly ordered varies among applications and may be unknown to the producer of this data. The MFENCE instruction provides a performance-efficient way of ensuring load and store ordering between routines that produce weaklyordered results and routines that consume that data.

Processors are free to fetch and cache data speculatively from regions of system memory that use the WB, WC, and WT memory types. This speculative fetching can occur at any time and is not tied to instruction execution. Thus, it is not ordered with respect to executions of the MFENCE instruction; data can be brought into the caches speculatively just before, during, or after the execution of an MFENCE instruction. Processors are free to fetch and cache data speculatively from regions of system memory that use the WB, WC, and WT memory types. This speculative fetching can occur at any time and is not tied to instruction execution. Thus, it is not ordered with respect to executions of the MFENCE instruction; data can be brought into the caches speculatively just before, during, or after the execution of an MFENCE instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

1. A load instruction is considered to become globally visible when the value to be loaded into its destination register is determined.

## Operation

Wait_On_Following_Loads_And_Stores_Until(preceding_loads_and_stores_globally_visible);

Intel C/C++ Compiler Intrinsic Equivalent
void _mm_mfence(void)

Exceptions (All Modes of Operation)
\#UD
If CPUID.01H:EDX.SSE2[bit 26] $=0$.
If the LOCK prefix is used.

MINPD—Return Minimum Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 5D /r <br> MINPD xmm1, xmm2/m128 | A | V/V | SSE2 | Return the minimum doubleprecision floating-point values between $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.66.0F.WIG 5D /г VMINPD xmm1,xmm2, xmm3/m128 | B | V/V | AVX | Return the minimum doubleprecision floating-point values between xmm2 and xmm3/mem. |
| VEX.NDS.256.66.0F.WIG 5D /г VMINPD ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Return the minimum packed double-precision floatingpoint values between ymm2 and $\mathrm{ymm} 3 / \mathrm{mem}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvVv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Performs an SIMD compare of the packed double-precision floating-point values in the first source operand and the second source operand and returns the minimum value for each pair of values to the destination operand.
If the values being compared are both 0.0 s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN , that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a NaN ( SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MINPD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register
and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

## Operation

## MIN(SRC1, SRC2)

\{
IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST $\leftarrow$ SRC2;
ELSE IF (SRC1 = SNaN) THEN DEST $\leqslant$ SRC2; Fl;
ELSE IF (SRC2 = SNaN) THEN DEST $\leftarrow$ SRC2; FI;
ELSE IF (SRC1 < SRC2) THEN DEST $\leftarrow$ SRC1;
ELSE DEST < SRC2;
Fl ;
\}

MINPD (128-bit Legacy SSE version)
DEST[63:0] $\leqslant \operatorname{MIN}(S R C 1[63: 0]$, SRC2[63:0])
DEST[127:64] < MIN(SRC1[127:64], SRC2[127:64])
DEST[VLMAX-1:128] (Unmodified)
VMINPD (VEX. 128 encoded version)
DEST[63:0] $\leftarrow \operatorname{MIN}(S R C 1[63: 0]$, SRC2[63:0])
DEST[127:64] $\leftarrow \operatorname{MIN}(S R C 1[127: 64]$, SRC2[127:64])
DEST[VLMAX-1:128] $\leftarrow 0$
VMINPD (VEX. 256 encoded version)
DEST[63:0] $\leftarrow \operatorname{MIN}(S R C 1[63: 0]$, SRC2[63:0])
DEST[127:64] < MIN(SRC1[127:64], SRC2[127:64])
DEST[191:128] < MIN(SRC1[191:128], SRC2[191:128])
DEST[255:192] < MIN(SRC1[255:192], SRC2[255:192])
Intel C/C++ Compiler Intrinsic Equivalent
MINPD __m128d _mm_min_pd(__m128d a, __m128d b);
VMINPD __m256d _mm256_min_pd (__m256d a, __m256d b);

## SIMD Floating-Point Exceptions

Invalid (including QNaN source operand), Denormal.

## Other Exceptions

See Exceptions Type 2.

## MINPS—Return Minimum Packed Single-Precision Floating-Point

Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 5D /г MINPS xmm1, xmm2/m128 | A | V/V | SSE | Return the minimum singleprecision floating-point values between $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.0F.WIG 5D /г VMINPS xmm1,xmm2, xmm3/m128 | B | V/V | AVX | Return the minimum singleprecision floating-point values between $\mathrm{xmm2}$ and xmm3/mem. |
| VEX.NDS.256.0F.WIG 5D /г VMINPS ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Return the minimum single double-precision floatingpoint values between ymm2 and $\mathrm{ymm} 3 / \mathrm{mem}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD compare of the packed single-precision floating-point values in the first source operand and the second source operand and returns the minimum value for each pair of values to the destination operand.
If the values being compared are both 0.0 s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN , that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a NaN ( SNaN or QNaN ) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MINPS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register
and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

## MIN(SRC1, SRC2)

IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST $\leqslant$ SRC2; ELSE IF (SRC1 = SNaN) THEN DEST $\leqslant$ SRC2; FI; ELSE IF (SRC2 = SNaN) THEN DEST $\leftarrow$ SRC2; FI; ELSE IF (SRC1 < SRC2) THEN DEST < SRC1; ELSE DEST $\leqslant$ SRC2;
FI ;
\}
MINPS (128-bit Legacy SSE version)
DEST[31:0] $\leftarrow \operatorname{MIN}(S R C 1[31: 0]$, SRC2[31:0])
DEST[63:32] < MIN(SRC1[63:32], SRC2[63:32])
DEST[95:64] < MIN(SRC1[95:64], SRC2[95:64])
DEST[127:96] $\leftarrow \operatorname{MIN}(S R C 1[127: 96]$, SRC2[127:96])
DEST[VLMAX-1:128] (Unmodified)
VMINPS (VEX. 128 encoded version)
DEST[31:0] $\leftarrow \operatorname{MIN}(S R C 1[31: 0]$, SRC2[31:0])
DEST[63:32] < MIN(SRC1[63:32], SRC2[63:32])
DEST[95:64] $\leftarrow \operatorname{MIN}(S R C 1[95: 64]$, SRC2[95:64])
DEST[127:96] < MIN(SRC1[127:96], SRC2[127:96])
DEST[VLMAX-1:128] $\leftarrow 0$

## VMINPS (VEX. 256 encoded version)

DEST[31:0] $\leftarrow \operatorname{MIN}(S R C 1[31: 0]$, SRC2[31:0])
DEST[63:32] < MIN(SRC1[63:32], SRC2[63:32])
DEST[95:64] < MIN(SRC1[95:64], SRC2[95:64])
DEST[127:96] $\leftarrow \operatorname{MIN}(S R C 1[127: 96]$, SRC2[127:96])
DEST[159:128] < MIN(SRC1[159:128], SRC2[159:128])
DEST[191:160] $\leftarrow \operatorname{MIN}(S R C 1[191: 160]$, SRC2[191:160])
DEST[223:192] < MIN(SRC1[223:192], SRC2[223:192])

DEST[255:224] $\leftarrow \operatorname{MIN}(S R C 1[255: 224]$, SRC2[255:224] $)$

Intel C/C++ Compiler Intrinsic Equivalent
MINPS __m128d _mm_min_ps(__m128d a, __m128d b);
VMINPS __m256 _mm256_min_ps (__m256 a, __m256 b);

## SIMD Floating-Point Exceptions

Invalid (including QNaN source operand), Denormal.

Other Exceptions
See Exceptions Type 2.

## MINSD—Return Minimum Scalar Double-Precision Floating-Point Value

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 0F 5D /r <br> MINSD xmm1, xmm2/m64 | A | V/V | SSE2 | Return the minimum scalar double-precision floatingpoint value between xmm2/mem64 and xmm1. |
| VEX.NDS.LIG.F2.0F.WIG 5D /г VMINSD xmm1, xmm2, xmm3/m64 | B | V/V | AVX | Return the minimum scalar double precision floatingpoint value between $\mathrm{xmm} 3 / \mathrm{mem} 64$ and $\mathrm{xmm2}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares the low double-precision floating-point values in the first source operand and the second source operand, and returns the minimum value to the low quadword of the destination operand. When the source operand is a memory operand, only the 64 bits are accessed. The high quadword of the destination operand is copied from the same bits in the first source operand.
If the values being compared are both 0.0 s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a NaN ( SNaN or QNaN ) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second source) be returned, the action of MINSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.
The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

## MIN(SRC1, SRC2)

\{
IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST $\leftarrow$ SRC2;
ELSE IF (SRC1 = SNaN) THEN DEST $\leqslant$ SRC2; Fl;
ELSE IF SRC2 = SNaN) THEN DEST $\leqslant$ SRC2; FI;
ELSE IF (SRC1 < SRC2) THEN DEST $\leqslant$ SRC1;
ELSE DEST < SRC2;
Fl ;
\}
MINSD (128-bit Legacy SSE version)
DEST[63:0] $\leftarrow \operatorname{MIN}(S R C 1[63: 0]$, SRC2[63:0])
DEST[VLMAX-1:64] (Unmodified)
MINSD (VEX. 128 encoded version)
DEST[63:0] $\leftarrow \operatorname{MIN}(S R C 1[63: 0]$, SRC2[63:0])
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
MINSD __m128d _mm_min_sd(__m128d a, __m128d b)
SIMD Floating-Point Exceptions
Invalid (including QNaN source operand), Denormal.
Other Exceptions
See Exceptions Type 3.

## MINSS—Return Minimum Scalar Single-Precision Floating-Point Value

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 5D /r <br> MINSS xmm1, xmm2/m32 | A | V/V | SSE | Return the minimum scalar single-precision floatingpoint value between xmm2/mem32 and xmm1. |
| VEX.NDS.LIG.F3. VMINSS OF.WIG 5D /r xmm1,xmm2, xmm3/m32 | B | V/V | AVX | Return the minimum scalar single precision floatingpoint value between $\mathrm{xmm} 3 / \mathrm{mem} 32$ and xmm 2 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Compares the low single-precision floating-point values in the first source operand and the second source operand and returns the minimum value to the low doubleword of the destination operand.
If the values being compared are both 0.0 s (of either sign), the value in the second source operand is returned. If a value in the second operand is an SNaN , that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a NaN ( SNaN or QNaN ) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN in either source operand be returned, the action of MINSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

```
Operation
MIN(SRC1, SRC2)
{
    IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST < SRC2;
            ELSE IF (SRC1 = SNaN) THEN DEST < SRC2; Fl;
            ELSE IF SRC2 = SNaN) THEN DEST < SRC2; Fl;
            ELSE IF (SRC1 < SRC2) THEN DEST < SRC1;
            ELSE DEST < SRC2;
    FI;
}
MINSS (128-bit Legacy SSE version)
DEST[31:0] < MIN(SRC1[31:0], SRC2[31:0])
DEST[VLMAX-1:32] (Unmodified)
VMINSS (VEX. }128\mathrm{ encoded version)
DEST[31:0] < MIN(SRC1[31:0], SRC2[31:0])
DEST[127:32] < SRC1[127:32]
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
MINSS __m128d _mm_min_ss(__m128d a,__m128d b)
```


## SIMD Floating-Point Exceptions

```
Invalid (including QNaN source operand), Denormal.
Other Exceptions
See Exceptions Type 3.
```


## MONITOR-Set Up Monitor Address

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 01 C8 | MONITOR | A | Valid | Valid | Sets up a linear address range to be monitored by hardware and activates the monitor. The address range should be a write-back memory caching type. The address is DS:EAX (DS:RAX in 64-bit mode). |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

The MONITOR instruction arms address monitoring hardware using an address specified in EAX (the address range that the monitoring hardware checks for store operations can be determined by using CPUID). A store to an address within the specified address range triggers the monitoring hardware. The state of monitor hardware is used by MWAIT.
The content of EAX is an effective address (in 64-bit mode, RAX is used). By default, the DS segment is used to create a linear address that is monitored. Segment overrides can be used.
ECX and EDX are also used. They communicate other information to MONITOR. ECX specifies optional extensions. EDX specifies optional hints; it does not change the architectural behavior of the instruction. For the Pentium 4 processor (family 15, model 3), no extensions or hints are defined. Undefined hints in EDX are ignored by the processor; undefined extensions in ECX raises a general protection fault.

The address range must use memory of the write-back type. Only write-back memory will correctly trigger the monitoring hardware. Additional information on determining what address range to use in order to prevent false wake-ups is described in Chapter 8, "Multiple-Processor Management" of the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

The MONITOR instruction is ordered as a load operation with respect to other memory transactions. The instruction is subject to the permission checking and faults associated with a byte load. Like a load, MONITOR sets the A-bit but not the D-bit in page tables.
The MONITOR CPUID feature flag (ECX bit 3; CPUID executed EAX = 1) indicates the availability of MONITOR and MWAIT in the processor. When set, MONITOR may be
executed only at privilege level 0 (use at any other privilege level results in an invalid-opcode exception). The operating system or system BIOS may disable this instruction by using the IA32_MISC_ENABLE MSR; disabling MONITOR clears the CPUID feature flag and causes execution to generate an illegal opcode exception. The instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

MONITOR sets up an address range for the monitor hardware using the content of EAX (RAX in 64-bit mode) as an effective address and puts the monitor hardware in armed state. Always use memory of the write-back caching type. A store to the specified address range will trigger the monitor hardware. The content of ECX and EDX are used to communicate other information to the monitor hardware.

## Intel C/C++ Compiler Intrinsic Equivalent

MONITOR void _mm_monitor(void const *p, unsigned extensions,unsigned hints)

## Numeric Exceptions

None

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the value in EAX is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. |
|  | If $\mathrm{ECX} \neq 0$. |
| \#SS(0) | If the value in EAX is outside the SS segment limit. |
| \#PF(fault-code) | For a page fault. |
| \#UD | If CPUID. 01 H :ECX.MONITOR[bit 3] $=0$. |
|  | If current privilege level is not 0 . |
| Real Address Mode Exceptions |  |
| \#GP | If the CS, DS, ES, FS, or GS register is used to access memory and the value in EAX is outside of the effective address space from 0 to FFFFH. |
|  | If $\mathrm{ECX} \neq 0$. |
| \#SS | If the SS register is used to access memory and the value in EAX is outside of the effective address space from 0 to FFFFH. |
| \#UD | If CPUID.01H:ECX.MONITOR[bit 3] $=0$. |

Virtual 8086 Mode Exceptions
\#UD The MONITOR instruction is not recognized in virtual-8086 mode (even if CPUID.01H:ECX.MONITOR[bit 3] = 1).

Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#GP(0) If the linear address of the operand in the CS, DS, ES, FS, or GS segment is in a non-canonical form.
If $R C X \neq 0$.
\#SS(0) If the SS register is used to access memory and the value in EAX is in a non-canonical form.
\#PF(fault-code) For a page fault.
\#UD
If the current privilege level is not 0 . If CPUID.01H:ECX.MONITOR[bit 3] $=0$.

## MOV-Move

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 88 /r | MOV r/m8, $\mathrm{r}^{\text {8 }}$ | A | Valid | Valid | Move r8 to r/m8. |
| REX + $88 / r$ | MOV r/m8 ${ }^{* * *}, \mathrm{~s}^{* * *}$ | A | Valid | N.E. | Move r8 to r/m8. |
| 89 /r | MOV r/m16,r16 | A | Valid | Valid | Move r16 to r/m16. |
| 89 /r | MOV r/m32,r32 | A | Valid | Valid | Move r32 to r/m32. |
| REX.W + $89 / r$ | MOV r/m64,564 | A | Valid | N.E. | Move r64 to r/m64. |
| 8A/r | MOV r8,r/m8 | B | Valid | Valid | Move $\mathrm{r} / \mathrm{m8}$ to r 8. |
| REX + 8A/r | $\begin{aligned} & \text { MOV } \\ & r 8^{\star * *}, r / m 8^{\star * *} \end{aligned}$ | B | Valid | N.E. | Move r/m8 to r8. |
| 8B/r | MOV r16,r/m16 | B | Valid | Valid | Move r/m16 to r16. |
| 8B/r | MOV r32,r/m32 | B | Valid | Valid | Move r/m32 to r32. |
| REX.W + 8B/r | MOV r64,r/m64 | B | Valid | N.E. | Move r/m64 to r64. |
| 8C/r | MOV r/m16,Sreg** | A | Valid | Valid | Move segment register to r/m16. |
| REX.W + 8C/r | MOV r/m64,Sreg** | A | Valid | Valid | Move zero extended 16-bit segment register to r/m64. |
| 8E/r | MOV Sreg,r/m16** | B | Valid | Valid | Move r/m16 to segment register. |
| REX.W + 8E/r | MOV Sreg,r/m64** | B | Valid | Valid | Move lower 16 bits of r/m64 to segment register. |
| AO | MOV AL,moffs8* | C | Valid | Valid | Move byte at (seg:offset) to AL. |
| REX.W + AO | MOV AL,moffs8* | C | Valid | N.E. | Move byte at (offset) to AL. |
| A1 | MOV AX,moffs16* | C | Valid | Valid | Move word at (seg:offset) to AX. |
| A1 | $\begin{aligned} & \text { MOV } \\ & \text { EAX,moffs32* } \end{aligned}$ | C | Valid | Valid | Move doubleword at (seg:offset) to EAX. |
| REX.W + A1 | $\begin{aligned} & \text { MOV } \\ & \text { RAX,moffs64* } \end{aligned}$ | C | Valid | N.E. | Move quadword at (offset) to RAX. |
| A2 | MOV moffs8,AL | D | Valid | Valid | Move AL to (seg:offset). |
| REX.W + A2 | MOV moffs8 ${ }^{* * *}$,AL | D | Valid | N.E. | Move AL to (offset). |
| A3 | MOV moffs $16^{*}, \mathrm{AX}$ | D | Valid | Valid | Move AX to (seg:offset). |
| A3 | MOV moffs32*,EAX | D | Valid | Valid | Move EAX to (seg:offset). |


| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REX.W + A3 | MOV moffs64*,RAX | D | Valid | N.E. | Move RAX to (offset). |
| $B 0+r b$ | MOV r8, imm8 | E | Valid | Valid | Move imm8 to r8. |
| REX + BO+ rb | MOV r8*** ${ }^{\text {* }}$ imm8 | E | Valid | N.E. | Move imm8 to r8. |
| $B 8+r w$ | MOV r16, imm16 | E | Valid | Valid | Move imm16 to r16. |
| $B 8+r d$ | MOV r32, imm32 | E | Valid | Valid | Move imm32 to r32. |
| REX.W + B8+ rd | MOV r64, imm64 | E | Valid | N.E. | Move imm64 to r64. |
| C6 10 | MOV r/m8, imm8 | F | Valid | Valid | Move imm8 to r/m8. |
| REX + C6 10 | $\begin{aligned} & \text { MOV r/m8***, } \\ & \text { imm8 } \end{aligned}$ | F | Valid | N.E. | Move imm8 to $\mathrm{r} / \mathrm{m} 8$. |
| C7 10 | MOV r/m16, imm16 | F | Valid | Valid | Move imm16 to r/m16. |
| C7 10 | MOV г/m32, imm32 | F | Valid | Valid | Move imm32 to r/m32. |
| REX.W + C7 10 | MOV г/m64, imm32 | F | Valid | N.E. | Move imm32 sign extended to 64-bits to r/m64. |

## NOTES:

* The moffs8, moffs16, moffs32 and moffs64 operands specify a simple offset relative to the segment base, where $8,16,32$ and 64 refer to the size of the data. The address-size attribute of the instruction determines the size of the offset, either 16,32 or 64 bits.
** In 32-bit mode, the assembler may insert the 16-bit operand-size prefix with this instruction (see the following "Description" section for further information).
***In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| B | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| C | AL/AX/EAX/RAX | Displacement | NA | NA |
| D | Displacement | AL/AX/EAX/RAX | NA | NA |
| E | reg (w) | imm8/16/32/64 | NA | NA |
| F | ModRM:r/m (w) | imm8/16/32/64 | NA | NA |

## Description

Copies the second operand (source operand) to the first operand (destination operand). The source operand can be an immediate value, general-purpose register, segment register, or memory location; the destination register can be a generalpurpose register, segment register, or memory location. Both operands must be the same size, which can be a byte, a word, a doubleword, or a quadword.

The MOV instruction cannot be used to load the CS register. Attempting to do so results in an invalid opcode exception (\#UD). To load the CS register, use the far JMP, CALL, or RET instruction.
If the destination operand is a segment register (DS, ES, FS, GS, or SS), the source operand must be a valid segment selector. In protected mode, moving a segment selector into a segment register automatically causes the segment descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register. While loading this information, the segment selector and segment descriptor information is validated (see the "Operation" algorithm below). The segment descriptor data is obtained from the GDT or LDT entry for the specified segment selector.

A NULL segment selector (values 0000-0003) can be loaded into the DS, ES, FS, and GS registers without causing a protection exception. However, any subsequent attempt to reference a segment whose corresponding segment register is loaded with a NULL value causes a general protection exception (\#GP) and no memory reference occurs.

Loading the SS register with a MOV instruction inhibits all interrupts until after the execution of the next instruction. This operation allows a stack pointer to be loaded into the ESP register with the next instruction (MOV ESP, stack-pointer value) before an interrupt occurs ${ }^{1}$. Be aware that the LSS instruction offers a more efficient method of loading the SS and ESP registers.
When operating in 32-bit mode and moving data between a segment register and a general-purpose register, the 32-bit IA-32 processors do not require the use of the 16 -bit operand-size prefix (a byte with the value 66 H ) with this instruction, but most assemblers will insert it if the standard form of the instruction is used (for example, MOV DS, AX). The processor will execute this instruction correctly, but it will usually
require an extra clock. With most assemblers, using the instruction form MOV DS, EAX will avoid this unneeded 66 H prefix. When the processor executes the instruction with a 32-bit general-purpose register, it assumes that the 16 least-significant bits of the general-purpose register are the destination or source operand. If the register is a destination operand, the resulting value in the two high-order bytes of the register is implementation dependent. For the Pentium 4, Intel Xeon, and P6 family processors, the two high-order bytes are filled with zeros; for earlier 32-bit IA-32 processors, the two high order bytes are undefined.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ SRC;
Loading a segment register while in protected mode results in special checks and actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor to which it points.

IF SS is loaded
THEN
IF segment selector is NULL
THEN \#GP(0); Fl;
IF segment selector index is outside descriptor table limits
or segment selector's RPL $\neq$ CPL
or segment is not a writable data segment
or $\mathrm{DPL} \neq \mathrm{CPL}$
THEN \#GP(selector); FI;
IF segment not marked present
THEN \#SS(selector);
ELSE
SS $\leftarrow$ segment selector;
SS $\leftarrow$ segment descriptor; FI;

1. If a code instruction breakpoint (for debug) is placed on an instruction located immediately after a MOV SS instruction, the breakpoint may not be triggered. However, in a sequence of instructions that load the SS register, only the first instruction in the sequence is guaranteed to delay an interrupt.
In the following sequence, interrupts may be recognized before MOV ESP, EBP executes:
MOV SS, EDX
MOV SS, EAX
MOV ESP, EBP
```
FI;
IF DS, ES, FS, or GS is loaded with non-NULL selector
THEN
    IF segment selector index is outside descriptor table limits
    or segment is not a data or readable code segment
    or ((segment is a data or nonconforming code segment)
    and (both RPL and CPL > DPL))
        THEN #GP(selector); FI;
    IF segment not marked present
        THEN #NP(selector);
        ELSE
            SegmentRegister }\leftarrow\mathrm{ segment selector;
            SegmentRegister }\leftarrow\mathrm{ segment descriptor; Fl;
FI;
IF DS, ES, FS, or GS is loaded with NULL selector
    THEN
        SegmentRegister }\leftarrow segment selector
        SegmentRegister }\leftarrow\mathrm{ segment descriptor;
FI;
Flags Affected
None.
```


## Protected Mode Exceptions

```
\#GP(0) If attempt is made to load SS register with NULL segment selector.
If the destination operand is in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\#GP(selector) If segment selector index is outside descriptor table limits. If the SS register is being loaded and the segment selector's RPL and the segment descriptor's DPL are not equal to the CPL.
If the SS register is being loaded and the segment pointed to is a non-writable data segment.
If the DS, ES, FS, or GS register is being loaded and the segment pointed to is not a data or readable code segment.
If the DS, ES, FS, or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, but both the RPL and the CPL are greater than the DPL.
```

| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| :---: | :---: |
| \#SS(selector) | If the SS register is being loaded and the segment pointed to is marked not present. |
| \#NP | If the DS, ES, FS, or GS register is being loaded and the segment pointed to is marked not present. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If attempt is made to load the CS register. If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If attempt is made to load the CS register. |
|  | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If attempt is made to load the CS register. |
|  | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#GP(0) | If the memory address is in a non-canonical form. |
|  | If an attempt is made to load SS register with NULL segment selector when CPL $=3$. |
|  | If an attempt is made to load SS register with NULL segment selector when CPL $<3$ and $C P L \neq R P L$. | selector when CPL $<3$ and CPL $\neq$ RPL.


| \#GP(selector) | If segment selector index is outside descriptor table limits. <br> If the memory access to the descriptor table is non-canonical. <br> If the SS register is being loaded and the segment selector's RPL <br> and the segment descriptor's DPL are not equal to the CPL. |
| :--- | :--- |
| If the SS register is being loaded and the segment pointed to is |  |
| a nonwritable data segment. |  |
| If the DS, ES, FS, or GS register is being loaded and the |  |
| segment pointed to is not a data or readable code segment. |  |
| If the DS, ES, FS, or GS register is being loaded and the |  |
| segment pointed to is a data or nonconforming code segment, |  |
| but both the RPL and the CPL are greater than the DPL. |  |

## MOV—Move to/from Control Registers

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 20/r | MOV r32, CROCR7 | A | N.E. | Valid | Move control register to r32 |
| OF 20/r | $\begin{aligned} & \text { MOV r64, CRO- } \\ & \text { CR7 } \end{aligned}$ | A | Valid | N.E. | Move extended control register to r64. |
| $\begin{aligned} & \text { REX.R + OF } 20 \\ & / 0 \end{aligned}$ | MOV r64, CR8 | A | Valid | N.E. | Move extended CR8 to r64. ${ }^{1}$ |
| OF 22 /r | $\begin{aligned} & \text { MOV CRO-CR7, } \\ & \text { r32 } \end{aligned}$ | A | N.E. | Valid | Move r32 to control register |
| OF 22 /r | $\begin{aligned} & \text { MOV CRO-CR7, } \\ & \text { r64 } \end{aligned}$ | A | Valid | N.E. | Move r64 to extended control register. |
| $\begin{aligned} & \text { REX.R + OF } 22 \\ & / 0 \end{aligned}$ | MOV CR8, r64 | A | Valid | N.E. | Move r64 to extended CR8. ${ }^{1}$ |

NOTE:

1. MOV CR* instructions, except for MOV CR8, are serializing instructions. MOV CR8 is not architecturally defined as a serializing instruction. For more information, see Chapter 8 in Intel ${ }^{\bullet}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(w)$ | ModRM:r/m $(r)$ | NA | NA |

## Description

Moves the contents of a control register (CR0, CR2, CR3, CR4, or CR8) to a generalpurpose register or the contents of a general purpose register to a control register. The operand size for these instructions is always 32 bits in non-64-bit modes, regardless of the operand-size attribute. (See "Control Registers" in Chapter 2 of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for a detailed description of the flags and fields in the control registers.) This instruction can be executed only when the current privilege level is 0 .
At the opcode level, the reg field within the ModR/M byte specifies which of the control registers is loaded or read. The 2 bits in the mod field are ignored. The r/m field specifies the general-purpose register loaded or read. Attempts to reference CR1, CR5, CR6, CR7, and CR9-CR15 result in undefined opcode (\#UD) exceptions. When loading control registers, programs should not attempt to change the reserved bits; that is, always set reserved bits to the value previously read. An attempt to change CR4's reserved bits will cause a general protection fault. Reserved bits in CR0 and CR3 remain clear after any load of those registers; attempts to set them have no
impact. On Pentium 4, Intel Xeon and P6 family processors, CRO.ET remains set after any load of CRO; attempts to clear this bit have no impact.

In certain cases, these instructions have the side effect of invalidating entries in the TLBs and the paging-structure caches. See Section 4.10.4.1, "Operations that Invalidate TLBs and Paging-Structure Caches," in the InteI ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A for details.
The following side effects are implementation-specific for the Pentium 4, Intel Xeon, and P6 processor family: when modifying PE or PG in register CR0, or PSE or PAE in register CR4, all TLB entries are flushed, including global entries. Software should not depend on this functionality in all Intel 64 or IA-32 processors.

In 64-bit mode, the instruction's default operation size is 64 bits. The REX.R prefix must be used to access CR8. Use of REX.B permits access to additional registers (R8R15). Use of the REX.W prefix or 66H prefix is ignored. Use of the REX.R prefix to specify a register other than CR8 causes an invalid-opcode exception. See the summary chart at the beginning of this section for encoding data and limits.

If CR4.PCIDE $=1$, bit 63 of the source operand to MOV to CR3 determines whether the instruction invalidates entries in the TLBs and the paging-structure caches (see Section 4.10.4.1, "Operations that Invalidate TLBs and Paging-Structure Caches," in the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A). The instruction does not modify bit 63 of CR3, which is reserved and always 0.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 22 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for more information about the behavior of this instruction in VMX non-root operation.

## Operation

DEST $\leftarrow \mathrm{SRC}$;

Flags Affected
The OF, SF, ZF, AF, PF, and CF flags are undefined.

## Protected Mode Exceptions

\#GP(0) If the current privilege level is not 0.
If an attempt is made to write invalid bit combinations in CRO (such as setting the PG flag to 1 when the PE flag is set to 0 , or setting the CD flag to 0 when the NW flag is set to 1 ).
If an attempt is made to write a 1 to any reserved bit in CR4.
If an attempt is made to write 1 to CR4.PCIDE.
If any of the reserved bits are set in the page-directory pointers table (PDPT) and the loading of a control register causes the PDPT to be loaded into the processor.
\#UD If the LOCK prefix is used.

If an attempt is made to access CR1, CR5, CR6, or CR7.
Real-Address Mode Exceptions

| \#GP | If an attempt is made to write a 1 to any reserved bit in CR4. |
| :--- | :--- |
| If an attempt is made to write 1 to CR4.PCIDE. |  |
| If an attempt is made to write invalid bit combinations in CR0 |  |
| (such as setting the PG flag to 1 when the PE flag is set to 0 ). |  |
| \#UD | If the LOCK prefix is used. <br> If an attempt is made to access CR1, CR5, CR6, or CR7. |

## Virtual-8086 Mode Exceptions

\#GP(0) These instructions cannot be executed in virtual-8086 mode.
Compatibility Mode Exceptions
\#GP(0) If the current privilege level is not 0.
If an attempt is made to write invalid bit combinations in CRO (such as setting the PG flag to 1 when the PE flag is set to 0 , or setting the CD flag to 0 when the NW flag is set to 1 ).
If an attempt is made to change CR4.PCIDE from 0 to 1 while CR3[11:0] $\neq 000 \mathrm{H}$.
If an attempt is made to clear CRO.PG[bit 31] while CR4.PCIDE $=1$.
If an attempt is made to write a 1 to any reserved bit in CR3.
If an attempt is made to leave IA-32e mode by clearing CR4.PAE[bit 5].
\#UD If the LOCK prefix is used.
If an attempt is made to access CR1, CR5, CR6, or CR7.

## 64-Bit Mode Exceptions

\#GP(0) If the current privilege level is not 0 . If an attempt is made to write invalid bit combinations in CRO (such as setting the PG flag to 1 when the PE flag is set to 0 , or setting the CD flag to 0 when the NW flag is set to 1 ).
If an attempt is made to change CR4.PCIDE from 0 to 1 while CR3[11:0] $\neq 000 \mathrm{H}$. If an attempt is made to clear CR0.PG[bit 31]. If an attempt is made to write a 1 to any reserved bit in CR4. If an attempt is made to write a 1 to any reserved bit in CR8. If an attempt is made to write a 1 to any reserved bit in CR3.

If an attempt is made to leave IA-32e mode by clearing CR4.PAE[bit 5].
\#UD If the LOCK prefix is used. If an attempt is made to access CR1, CR5, CR6, or CR7. If the REX.R prefix is used to specify a register other than CR8.

MOV-Move to/from Debug Registers

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF 21/r | MOV r32, DRO- <br> DR7 | A | N.E. | Valid | Move debug register to r32 |
| OF 21/r | MOV r64, DRO- <br> DR7 | A | Valid | N.E. | Move extended debug <br> register to r64. |
| OF 23 $/ r$ | MOV DR0-DR7, <br> r32 | A | N.E. | Valid | Move r32 to debug register <br> MOV DR0-DR7, <br> r64 |
|  | A | Valid | N.E. | Move r64 to extended <br> debug register. |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Moves the contents of a debug register (DR0, DR1, DR2, DR3, DR4, DR5, DR6, or DR7) to a general-purpose register or vice versa. The operand size for these instructions is always 32 bits in non-64-bit modes, regardless of the operand-size attribute. (See Chapter 20, "Introduction to Virtual-Machine Extensions", of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for a detailed description of the flags and fields in the debug registers.)
The instructions must be executed at privilege level 0 or in real-address mode.
When the debug extension (DE) flag in register CR4 is clear, these instructions operate on debug registers in a manner that is compatible with Intel386 and Intel486 processors. In this mode, references to DR4 and DR5 refer to DR6 and DR7, respectively. When the DE flag in CR4 is set, attempts to reference DR4 and DR5 result in an undefined opcode (\#UD) exception. (The CR4 register was added to the IA-32 Architecture beginning with the Pentium processor.)
At the opcode level, the reg field within the ModR/M byte specifies which of the debug registers is loaded or read. The two bits in the mod field are ignored. The $\mathrm{r} / \mathrm{m}$ field specifies the general-purpose register loaded or read.

In 64-bit mode, the instruction's default operation size is 64 bits. Use of the REX.B prefix permits access to additional registers (R8-R15). Use of the REX.W or 66H prefix is ignored. Use of the REX.R prefix causes an invalid-opcode exception. See the summary chart at the beginning of this section for encoding data and limits.

```
Operation
IF ((DE = 1) and (SRC or DEST = DR4 or DR5))
    THEN
        #UD;
    ELSE
        DEST}\leftarrow\textrm{SRC}
FI;
Flags Affected
The OF, SF, ZF, AF, PF, and CF flags are undefined.
Protected Mode Exceptions
#GP(0) If the current privilege level is not 0.
#UD If CR4.DE[bit 3] = 1 (debug extensions) and a MOV instruction
    is executed involving DR4 or DR5.
    If the LOCK prefix is used.
#DB If any debug register is accessed while the DR7.GD[bit 13] = 1.
```


## Real-Address Mode Exceptions

```
\#UD If CR4.DE[bit 3] = 1 (debug extensions) and a MOV instruction is executed involving DR4 or DR5.
If the LOCK prefix is used.
\#DB If any debug register is accessed while the DR7.GD[bit 13] \(=1\).
Virtual-8086 Mode Exceptions
\#GP(0) The debug registers cannot be loaded or read when in virtual8086 mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#GP(0) If the current privilege level is not 0 .
\#UD If CR4.DE[bit 3] = 1 (debug extensions) and a MOV instruction is executed involving DR4 or DR5.
If the LOCK prefix is used.
If the REX.R prefix is used.
\#DB If any debug register is accessed while the DR7.GD[bit 13] \(=1\).
```


## MOVAPD—Move Aligned Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $28 / r$ <br> MOVAPD xmm1, xmm2/m128 | A | V/V | SSE2 | Move packed doubleprecision floating-point values from $x m m 2 / m 128$ to xmm1. |
| 66 OF 29 /r <br> MOVAPD xmm2/m128, xmm1 | B | V/V | SSE2 | Move packed doubleprecision floating-point values from xmm1 to xmm2/m128. |
| VEX.128.66.0F.WIG $28 /$ / VMOVAPD xmm1, xmm2/m128 | A | V/V | AVX | Move aligned packed double-precision floatingpoint values from xmm2/mem to xmm 1 . |
| VEX.128.66.0f.WIG 29 /r VMOVAPD xmm2/m128, xmm1 | B | V/V | AVX | Move aligned packed double-precision floatingpoint values from xmm1 to xmm2/mem. |
| VEX.256.66.0F.WIG $28 /$ / VMOVAPD ymm1, ymm2/m256 | A | V/V | AVX | Move aligned packed double-precision floatingpoint values from ymm2/mem to ymm1. |
| VEX.256.66.0f.WIG 29 /r VMOVAPD ymm2/m256, ymm1 | B | V/V | AVX | Move aligned packed double-precision floatingpoint values from ymm1 to ymm2/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves 2 or 4 double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM or YMM register from an 128-bit or 256-bit memory location, to store the contents of an XMM or YMM register into a 128-bit or 256-bit memory location, or to move data between two XMM or two YMM registers. When the source or destina-
tion operand is a memory operand, the operand must be aligned on a 16-byte (128bit version) or 32-byte (VEX. 256 encoded version) boundary or a general-protection exception (\#GP) will be generated.

To move double-precision floating-point values to and from unaligned memory locations, use the (V)MOVUPD instruction.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## 128-bit versions:

Moves 128 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register destination are zeroed.
VEX. 256 encoded version:
Moves 256 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary or a general-protection exception (\#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.

## Operation

MOVAPD (128-bit load- and register-copy- form Legacy SSE version)
DEST[127:0] $\leftarrow$ SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)
(V)MOVAPD (128-bit store-form version)

DEST[127:0] $\leftarrow$ SRC[127:0]
VMOVAPD (VEX. 128 encoded version)
DEST[127:0] $\leftarrow$ SRC[127:0]
DEST[VLMAX-1:128] $\leftarrow 0$
VMOVAPD (VEX. 256 encoded version) DEST[255:0] $\leftarrow$ SRC[255:0]
Intel C/C++ Compiler Intrinsic Equivalent
MOVAPD __m128d _mm_load_pd (double const * p);
MOVAPD _mm_store_pd(double * p, __m128d a);
VMOVAPD __m256d _mm256_load_pd (double const * p);
VMOVAPD _mm256_store_pd(double * p, __m256d a);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 1.SSE2; additionally
\#UD If VEX.vvvv != 1111B.

## MOVAPS—Move Aligned Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 28 /г <br> MOVAPS xmm1, xmm2/m128 | A | V/V | SSE | Move packed singleprecision floating-point values from $x m m 2 / m 128$ to xmm1. |
| OF 29 /r <br> MOVAPS xmm2/m128, xmm1 | B | V/V | SSE | Move packed singleprecision floating-point values from $x m m 1$ to xmm2/m128. |
| VEX.128.0F.WIG 28 /r VMOVAPS xmm1, xmm2/m128 | A | V/V | AVX | Move aligned packed singleprecision floating-point values from $x m m 2 / m e m$ to xmm1. |
| VEX.128.0f.WIG $29 / r$ VMOVAPS $x m m 2 / m 128, x m m 1$ | B | V/V | AVX | Move aligned packed singleprecision floating-point values from xmm 1 to xmm2/mem. |
| VEX.256.0F.WIG 28 /г VMOVAPS ymm1, ymm2/m256 | A | V/V | AVX | Move aligned packed singleprecision floating-point values from ymm2/mem to ymm1. |
| VEX.256.0F.WIG 29 /r VMOVAPS ymm2/m256, ymm1 | B | V/V | AVX | Move aligned packed singleprecision floating-point values from ymm1 to ymm2/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves 4 or8 single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM or YMM register from an 128-bit or 256-bit memory location, to store the contents of an XMM or YMM register into a 128-bit or 256-bit memory location, or to move data between two XMM or two YMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte (128-
bit version) or 32-byte (VEX. 256 encoded version) boundary or a general-protection exception (\#GP) will be generated.
To move single-precision floating-point values to and from unaligned memory locations, use the (V)MOVUPS instruction.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.
128-bit versions:
Moves 128 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPS instruction.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version:
Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

## Operation

MOVAPS (128-bit load- and register-copy- form Legacy SSE version)
DEST[127:0] \& SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)
(V)MOVAPS (128-bit store form)

DEST[127:0] $\leftarrow$ SRC[127:0]

## VMOVAPS (VEX. 128 encoded version)

DEST[127:0] $\leqslant$ SRC[127:0]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVAPS (VEX. 256 encoded version)

DEST[255:0] $\leftarrow$ SRC[255:0]
Intel C/C++ Compiler Intrinsic Equivalent
MOVAPS __m128 _mm_load_ps (float const * p);
MOVAPS _mm_store_ps(float * p, __m128 a);
VMOVAPS __m256 _mm256_load_ps (float const * p);
VMOVAPS _mm256_store_ps(float * p, __m256 a);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 1.SSE; additionally
\#UD If VEX.vvvv != 1111B.

## MOVBE-Move Data After Swapping Bytes

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 38 FO /r | MOVBE r16, m16 | A | Valid | Valid | Reverse byte order in m16 and move to r16 |
| OF 38 FO /r | MOVBE r32, m32 | A | Valid | Valid | Reverse byte order in m32 and move to r32 |
| $\begin{aligned} & \text { REX.W + OF } 38 \\ & \text { FO /r } \end{aligned}$ | MOVBE r64, m64 | A | Valid | N.E. | Reverse byte order in m64 and move to r64. |
| OF $38 \mathrm{F1} / \mathrm{r}$ | MOVBE m16, r16 | B | Valid | Valid | Reverse byte order in r16 and move to m16 |
| OF 38 F1/r | MOVBE m32, r32 | B | Valid | Valid | Reverse byte order in r32 and move to m32 |
| $\begin{aligned} & \text { REX.W + OF } 38 \\ & \text { F1 /r } \end{aligned}$ | MOVBE m64, r64 | B | Valid | N.E. | Reverse byte order in r64 and move to m64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Performs a byte swap operation on the data copied from the second operand (source operand) and store the result in the first operand (destination operand). The source operand can be a general-purpose register, or memory location; the destination register can be a general-purpose register, or a memory location; however, both operands can not be registers, and only one operand can be a memory location. Both operands must be the same size, which can be a word, a doubleword or quadword.
The MOVBE instruction is provided for swapping the bytes on a read from memory or on a write to memory; thus providing support for converting little-endian values to big-endian format and vice versa.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

TEMP $\leftarrow$ SRC

```
IF ( OperandSize = 16)
    THEN
        DEST[7:0] \leftarrow TEMP[15:8];
        DEST[15:8] \leftarrow TEMP[7:0];
    ELES IF (OperandSize = 32)
        DEST[7:0] \leftarrow TEMP[31:24];
        DEST[15:8] \leftarrow TEMP[23:16];
        DEST[23:16] \leftarrow TEMP[15:8];
        DEST[31:23] \leftarrow TEMP[7:0];
    ELSE IF (OperandSize = 64)
        DEST[7:0] \leftarrow TEMP[63:56];
        DEST[15:8] \leftarrow TEMP[55:48];
        DEST[23:16] \leftarrow TEMP[47:40];
        DEST[31:24] \leftarrow TEMP[39:32];
        DEST[39:32] \leftarrow TEMP[31:24];
        DEST[47:40] \leftarrowTEMP[23:16];
        DEST[55:48] \leftarrow TEMP[15:8];
        DEST[63:56] \leftarrow TEMP[7:0];
```

Fl ;

Flags Affected
None.

## Protected Mode Exceptions

\#GP(0) If the destination operand is in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If CPUID.01H:ECX.MOVBE[bit 22] = 0 .
If the LOCK prefix is used.
If REP (F3H) prefix is used.

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

| \#SS | If a memory operand effective address is outside the SS |
| :--- | :--- |
| segment limit. |  |
| \#UD | If CPUID.01H:ECX.MOVBE[bit 22] $=0$. |
|  | If the LOCK prefix is used. |
|  | If REP (F3H) prefix is used. |

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

| \#SS(0) | If a memory operand effective address is outside the SS |
| :--- | :--- |
| segment limit. |  |
| \#PF(fault-code) | If a page fault occurs. |
| \#UD | If CPUID.01H:ECX.MOVBE[bit 22] = 0. |
|  | If the LOCK prefix is used. |
|  | If REP (F3H) prefix is used. |
|  | If REPNE (F2H) prefix is used and CPUID.01H:ECX.SSE4_2[bit |
|  | $20]=0$. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#GP(0) If the memory address is in a non-canonical form.
\#SS(0) If the stack address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If CPUID.01H:ECX.MOVBE[bit 22] $=0$.
If the LOCK prefix is used.
If REP (F3H) prefix is used.

## MOVD/MOVQ—Move Doubleword/Move Quadword

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 6E /r MOVD mm, r/m32 | A | V/V | SSE2 | Move doubleword from r/m32 to mm. |
| REX.W + OF 6E/r MOVQ mm, r/m64 | A | V/N.E. | SSE2 | Move quadword from r/m64 to mm . |
| OF 7E /r MOVD r/m32, mm | B | V/V | SSE2 | Move doubleword from mm to r/m32. |
| REX.W + OF 7E /r MOVQ r/m64, mm | B | V/N.E. | SSE2 | Move quadword from mm to r/m64. |
| VEX.128.66.0f.WO 6E / VMOVD xmm1, r32/m32 | A | V/V | AVX | Move doubleword from r/m32 to xmm 1 . |
| VEX.128.66.0F.W1 6E/r VMOVQ xmm1, r64/m64 | A | V/N.E. | AVX | Move quadword from r/m64 to xmm 1 . |
| 66 0F 6E /r <br> MOVD xmm, r/m32 | A | V/V | SSE2 | Move doubleword from r/m32 to xmm. |
| 66 REX.W OF 6E /r MOVQ xmm, r/m64 | A | V/N.E. | SSE2 | Move quadword from r/m64 to $x m m$. |
| 66 OF 7E /r <br> MOVD r/m32, xmm | B | V/V | SSE2 | Move doubleword from xmm register to r/m32. |
| 66 REX.W OF 7E /r MOVQ r/m64, xmm | B | V/N.E. | SSE2 | Move quadword from xmm register to $\mathrm{r} / \mathrm{m} 64$. |
| VEX.128.66.0F.WO 7E/r VMOVD r32/m32, xmm1 | B | V/V | AVX | Move doubleword from xmm1 register to r/m32. |
| VEX.128.66.0F.W1 7E/r VMOVQ r64/m64, xmm1 | B | V/N.E. | AVX | Move quadword from xmm1 register to r/m64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Copies a doubleword from the source operand (second operand) to the destination
operand (first operand). The source and destination operands can be generalpurpose registers, MMX technology registers, XMM registers, or 32-bit memory locations. This instruction can be used to move a doubleword to and from the low doubleword of an MMX technology register and a general-purpose register or a 32-bit memory location, or to and from the low doubleword of an XMM register and a general-purpose register or a 32-bit memory location. The instruction cannot be used to transfer data between MMX technology registers, between XMM registers, between general-purpose registers, or between memory locations.

When the destination operand is an MMX technology register, the source operand is written to the low doubleword of the register, and the register is zero-extended to 64 bits. When the destination operand is an XMM register, the source operand is written to the low doubleword of the register, and the register is zero-extended to 128 bits.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

MOVD (when destination operand is MMX technology register)
DEST[31:0] $\leftarrow$ SRC;
DEST[63:32] $\leftarrow 00000000 \mathrm{H}$;
MOVD (when destination operand is XMM register)
DEST[31:0] $\leftarrow$ SRC;
DEST[127:32] $\leftarrow 000000000000000000000000 \mathrm{H}$;
DEST[VLMAX-1:128] (Unmodified)
MOVD (when source operand is MMX technology or XMM register)
DEST $\leftarrow$ SRC[31:0];

VMOVD (VEX-encoded version when destination is an XMM register)
DEST[31:0] $\leftarrow$ SRC[31:0]
DEST[VLMAX-1:32] $\leftarrow 0$
MOVQ (when destination operand is XMM register)
DEST[63:0] $\leftarrow$ SRC[63:0];
DEST[127:64] $\leftarrow 0000000000000000 \mathrm{H}$;
DEST[VLMAX-1:128] (Unmodified)
MOVQ (when destination operand is r/m64)
DEST[63:0] $\leftarrow$ SRC[63:0];
MOVQ (when source operand is XMM register or r/m64)
DEST $\leftarrow$ SRC[63:0];

```
VMOVQ (VEX-encoded version when destination is an XMM register)
DEST[63:0] < SRC[63:0]
DEST[VLMAX-1:64] \leftarrow0
Intel C/C++ Compiler Intrinsic Equivalent
MOVD __m64_mm_cvtsi32_si64 (int i)
MOVD int_mm_cvtsi64_si32 (__m64m)
MOVD __m128i _mm_cvtsi32_si128 (int a)
MOVD int _mm_cvtsi128_si32 (__m128i a)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 5; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv != 1111B.
```


## MOVDDUP-Move One Double-FP and Duplicate

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF 12 /r MOVDDUP xmm1, xmm2/m64 | A | V/V | SSE3 | Move one double-precision floating-point value from the lower 64-bit operand in xmm2/m64 to xmm1 and duplicate. |
| VEX.128.F2.0F.WIG 12 /r VMOVDDUP xmm1, xmm2/m64 | A | V/V | AVX | Move double-precision floating-point values from xmm2/mem and duplicate into $\mathrm{xmm1}$. |
| VEX.256.F2.0F.WIG $12 /$ / VMOVDDUP ymm1, ymm2/m256 | A | V/V | AVX | Move even index doubleprecision floating-point values from ymm2/mem and duplicate each element into ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

The linear address corresponds to the address of the least-significant byte of the referenced memory data. When a memory address is indicated, the 8 bytes of data at memory location m64 are loaded. When the register-register form of this operation is used, the lower half of the 128-bit source register is duplicated and copied into the 128-bit destination register. See Figure 3-23.


OM15997

Figure 3-23. MOVDDUP-Move One Double-FP and Duplicate

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

IF (Source $=$ m64 $)$
THEN
(* Load instruction *)
xmm1[63:0] = m64;
xmm1[127:64] = m64;
ELSE
(* Move instruction *)
xmm1[63:0] = xmm2[63:0];
xmm1[127:64] = xmm2[63:0];
Fl ;

MOVDDUP (128-bit Legacy SSE version)
DEST[63:0] $\leqslant$ SRC[63:0]
DEST[127:64] $\leftarrow$ SRC[63:0]
DEST[VLMAX-1:128] (Unmodified)
VMOVDDUP (VEX. 128 encoded version)
DEST[63:0] < SRC[63:0]
DEST[127:64] $\leftarrow$ SRC[63:0]

## DEST[VLMAX-1:128] $\leftarrow 0$

```
VMOVDDUP (VEX. }256\mathrm{ encoded version)
DEST[63:0] < SRC[63:0]
DEST[127:64] < SRC[63:0]
DEST[191:128] < SRC[191:128]
DEST[255:192] & SRC[191:128]
```

Intel C/C++ Compiler Intrinsic Equivalent
MOVDDUP __m128d_mm_movedup_pd(__m128d a)
MOVDDUP __m128d _mm_loaddup_pd(double const * dp)

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.vvvv != 1111B.

## MOVDQA-Move Aligned Double Quadword

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 6F /r MOVDQA xmm1, xmm2/m128 | A | V/V | SSE2 | Move aligned double quadword from xmm2/m128 to xmm1. |
| 66 OF 7F /r MOVDQA xmm2/m128, xmm1 | B | V/V | SSE2 | Move aligned double quadword from xmm1 to xmm2/m128. |
| VEX.128.66.0F.WIG 6F /r VMOVDQA xmm1, xmm2/m128 | A | V/V | AVX | Move aligned packed integer values from $x m m 2 / m e m$ to xmm1. |
| VEX.128.66.0F.WIG 7F /r VMOVDQA xmm2/m128, xmm1 | B | V/V | AVX | Move aligned packed integer values from xmm1 to xmm2/mem. |
| VEX.256.66.0F.WIG 6F /r VMOVDQA ymm1, ymm2/m256 | A | V/V | AVX | Move aligned packed integer values from ymm2/mem to ymm1. |
| VEX.256.66.0F.WIG 7F /г VMOVDQA ymm2/m256, ymm1 | B | V/V | AVX | Move aligned packed integer values from ymm1 to ymm2/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

128-bit versions:
Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.

When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVDQU instruction.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version:
Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.
When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary or a general-protection exception (\#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVDQU instruction.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

MOVDQA (128-bit load- and register- form Legacy SSE version)
DEST[127:0] $\leqslant ~ S R C[127: 0]$
DEST[VLMAX-1:128] (Unmodified)
(* \#GP if SRC or DEST unaligned memory operand *)
(V)MOVDQA (128-bit store forms)

DEST[127:0] $\leftarrow$ SRC[127:0]

VMOVDQA (VEX. 128 encoded version)
DEST[127:0] $\leqslant ~ S R C[127: 0]$
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVDQA (VEX. 256 encoded version)

DEST[255:0] $\leftarrow$ SRC[255:0]

## Intel C/C++ Compiler Intrinsic Equivalent

MOVDQA __m128i _mm_load_si128 ( __m128i *p)
MOVDQA void_mm_store_si128 (__m128i *p, __m128ia)
VMOVDQA __m256i _mm256_load_si256 (__m256i * p);
VMOVDQA _mm256_store_si256(_m256i *p, __m256i a);

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 1.SSE2; additionally
\#UD
If VEX.vvvv != 1111B.

## MOVDQU-Move Unaligned Double Quadword

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 6F /r MOVDQU xmm1, xmm2/m128 | A | V/V | SSE2 | Move unaligned double quadword from xmm2/m128 to xmm1. |
| F3 OF 7F /r <br> MOVDQU xmm2/m128, xmm1 | B | V/V | SSE2 | Move unaligned double quadword from $x \mathrm{~mm} 1$ to xmm2/m128. |
| VEX.128.F3.0F.WIG 6F /r VMOVDQU xmm1, xmm2/m128 | A | V/V | AVX | Move unaligned packed integer values from xmm2/mem to xmm 1 . |
| VEX.128.F3.0F.WIG 7F /r VMOVDQU xmm2/m128, xmm1 | B | V/V | AVX | Move unaligned packed integer values from xmm1 to $x m m 2 / m e m$. |
| VEX.256.F3.0F.WIG 6F /r VMOVDQU ymm1, ymm2/m256 | A | V/V | AVX | Move unaligned packed integer values from ymm2/mem to ymm1. |
| VEX.256.F3.0F.WIG 7F /г VMOVDQU ymm2/m256, ymm1 | B | V/V | AVX | Move unaligned packed integer values from ymm1 to $y m m 2 / m e m$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

## 128-bit versions:

Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128 -bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (\#GP) to be generated. ${ }^{1}$

To move a double quadword to or from memory locations that are known to be aligned on 16-byte boundaries, use the MOVDQA instruction.

While executing in 16-bit addressing mode, a linear address for a 128-bit data access that overlaps the end of a 16-bit segment is not allowed and is defined as reserved behavior. A specific processor implementation may or may not generate a generalprotection exception (\#GP) in this situation, and the address that spans the end of the segment may or may not wrap around to the beginning of the segment.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
When the source or destination operand is a memory operand, the operand may be unaligned to any alignment without causing a general-protection exception (\#GP) to be generated

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## VEX. 256 encoded version:

Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.
Note: In VEX-encoded versions, VEX.vVVv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

MOVDQU load and register copy (128-bit Legacy SSE version)
DEST[127:0] $\leftarrow ~ S R C[127: 0]$
DEST[VLMAX-1:128] (Unmodified)

## (V)MOVDQU 128-bit store-form versions

DEST[127:0] $\leftarrow$ SRC[127:0]

## VMOVDQU (VEX. 128 encoded version)

DEST[127:0] $\leqslant$ SRC[127:0]
DEST[VLMAX-1:128] $\leftarrow 0$
VMOVDQU (VEX. 256 encoded version)
DEST[255:0] $\leqslant$ SRC[255:0]

[^2]Intel C/C++ Compiler Intrinsic Equivalent
MOVDQU void_mm_storeu_si128 (__m128i *p,__m128i a)
MOVDQU __m128i_mm_loadu_si128 ( __m128i *p)
VMOVDQU __m256i _mm256_loadu_si256 (__m256i * p);
VMOVDQU _mm256_storeu_si256(_m256i *p, __m256i a);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD ..... If VEX.vvvv != 1111B.

## MOVDQ2Q—Move Quadword from XMM to MMX Technology Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F2 0F D6 | MOVDQ2Q mm, <br> $x m m$ | A | Valid | Valid | Move low quadword from <br> $x m m$ to mmx register. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:reg (r) | NA | NA |

## Description

Moves the low quadword from the source operand (second operand) to the destination operand (first operand). The source operand is an XMM register and the destination operand is an MMX technology register.

This instruction causes a transition from x87 FPU to MMX technology operation (that is, the x87 FPU top-of-stack pointer is set to 0 and the $x 87$ FPU tag word is set to all 0s [valid]). If this instruction is executed while an x87 FPU floating-point exception is pending, the exception is handled before the MOVDQ2Q instruction is executed.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST $\leftarrow$ SRC[63:0];
Intel C/C++ Compiler Intrinsic Equivalent
MOVDQ2Q __m64 _mm_movepi64_pi64 (__m128i a)
SIMD Floating-Point Exceptions
None.
Protected Mode Exceptions

| \#NM | If CRO.TS[bit 3] $=1$. |
| :--- | :--- |
| \#UD | If CRO.EM[bit 2] $=1$. |
|  | If CR4.OSFXSR[bit 9$]=0$. |
|  | If CPUID.01H:EDX.SSE2[bit 26] $=0$. |
|  | If the LOCK prefix is used. |
| \#MF | If there is a pending $\times 87$ FPU exception. |

## Real-Address Mode Exceptions

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

## MOVHLPS— Move Packed Single-Precision Floating-Point Values High to Low

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 12 /г <br> MOVHLPS xmm1, xmm2 | A | V/V | SSE3 | Move two packed singleprecision floating-point values from high quadword of $x m m 2$ to low quadword of $x \mathrm{~mm} 1$. |
| VEX.NDS.128.0F.WIG 12 /г VMOVHLPS xmm1, xmm2, xmm3 | B | V/V | AVX | Merge two packed singleprecision floating-point values from high quadword of $x m m 3$ and low quadword of xmm 2 . |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:reg (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction cannot be used for memory to register moves.

## 128-bit two-argument form:

Moves two packed single-precision floating-point values from the high quadword of the second XMM argument (second operand) to the low quadword of the first XMM register (first argument). The high quadword of the destination operand is left unchanged. Bits (VLMAX-1:64) of the corresponding YMM destination register are unmodified.

## 128-bit three-argument form

Moves two packed single-precision floating-point values from the high quadword of the third XMM argument (third operand) to the low quadword of the destination (first operand). Copies the high quadword from the second XMM argument (second operand) to the high quadword of the destination (first operand). Bits (VLMAX$1: 128)$ of the destination YMM register are zeroed.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
If VMOVHLPS is encoded with VEX.L= 1 , an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

## MOVHLPS (128-bit two-argument form)

DEST[63:0] \& SRC[127:64]
DEST[VLMAX-1:64] (Unmodified)

VMOVHLPS (128-bit three-argument form)<br>DEST[63:0] $\leftarrow$ SRC2[127:64]<br>DEST[127:64] $\leftarrow$ SRC1[127:64]<br>DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
MOVHLPS __m128 _mm_movehl_ps(__m128 a, __m128 b)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 7; additionally
\#UD If VEX.L= 1 .

## MOVHPD—Move High Packed Double-Precision Floating-Point Value

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 16 /r <br> MOVHPD xmm, m64 | A | V/V | SSE2 | Move double-precision floating-point value from m64 to high quadword of xmm. |
| 66 OF 17 /г MOVHPD m64, xmm | B | V/V | SSE2 | Move double-precision floating-point value from high quadword of $x \mathrm{~mm}$ to m64. |
| VEX.NDS.128.66.0F.WIG 16 /r VMOVHPD xmm2, xmm1, m64 | C | V/V | AVX | Merge double-precision floating-point value from m64 and the low quadword of xmm 1 . |
| VEX128.66.0F.WIG 17/r VMOVHPD m64, xmm1 | B | V/V | AVX | Move double-precision floating-point values from high quadword of xmm 1 to m64. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| C | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction cannot be used for register to register or memory to memory moves.

## 128-bit Legacy SSE Ioad:

Moves a double-precision floating-point value from the source 64-bit memory operand and stores it in the high 64-bits of the destination XMM register. The lower 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## VEX. 128 encoded load:

Loads a double-precision floating-point value from the source 64-bit memory operand (third operand) and stores it in the upper 64-bits of the destination XMM register (first operand). The low 64-bits from second XMM register (second operand)
are stored in the lower 64-bits of the destination. The upper 128-bits of the destination YMM register are zeroed.

## 128-bit store:

Stores a double-precision floating-point value from the high 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).
Note: VMOVHPD (store) (VEX.128.66.0F $17 / r$ ) is legal and has the same behavior as the existing 66 OF 17 store. For VMOVHPD (store) (VEX.128.66.0F $17 / r$ ) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

If VMOVHPD is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

MOVHPD (128-bit Legacy SSE load)
DEST[63:0] (Unmodified)
DEST[127:64] $\leqslant ~ S R C[63: 0]$
DEST[VLMAX-1:128] (Unmodified)

## VMOVHPD (VEX. 128 encoded load)

DEST[63:0] $\leqslant$ SRC1[63:0]
DEST[127:64] $\leftarrow$ SRC2[63:0]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVHPD (store)

DEST[63:0] $\leqslant$ SRC[127:64]
Intel C/C++ Compiler Intrinsic Equivalent
MOVHPD __m128d_mm_loadh_pd ( __m128d a, double *p)
MOVHPD void _mm_storeh_pd (double *p, __m128d a)

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L= 1 .

## MOVHPS—Move High Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 16 /г MOVHPS xmm, m64 | A | V/V | SSE | Move two packed singleprecision floating-point values from m64 to high quadword of $x m m$. |
| OF 17 /г <br> MOVHPS m64, xmm | B | V/V | SSE | Move two packed singleprecision floating-point values from high quadword of $x \mathrm{~mm}$ to m 64 . |
| VEX.NDS.128.OF.WIG 16 /г VMOVHPS xmm2, xmm1, m64 | C | V/V | AVX | Merge two packed singleprecision floating-point values from m64 and the low quadword of xmm 1 . |
| VEX.128.0F.WIG 17/ז VMOVHPS m64, xmm1 | B | V/V | AVX | Move two packed singleprecision floating-point values from high quadword of xmm 1 to m 64 . |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| C | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction cannot be used for register to register or memory to memory moves.

## 128-bit Legacy SSE load:

Moves two packed single-precision floating-point values from the source 64-bit memory operand and stores them in the high 64-bits of the destination XMM register. The lower 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## VEX. 128 encoded load:

Loads two single-precision floating-point values from the source 64-bit memory operand (third operand) and stores it in the upper 64-bits of the destination XMM register (first operand). The low 64-bits from second XMM register (second operand)
are stored in the lower 64-bits of the destination. The upper 128-bits of the destination YMM register are zeroed.

## 128-bit store:

Stores two packed single-precision floating-point values from the high 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).
Note: VMOVHPS (store) (VEX.NDS.128.0F $17 / r$ ) is legal and has the same behavior as the existing OF 17 store. For VMOVHPS (store) (VEX.NDS.128.0F $17 / r$ ) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

If VMOVHPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

## MOVHPS (128-bit Legacy SSE load)

DEST[63:0] (Unmodified)
DEST[127:64] \& SRC[63:0]
DEST[VLMAX-1:128] (Unmodified)

## VMOVHPS (VEX. 128 encoded load)

DEST[63:0] $\leftarrow$ SRC1[63:0]
DEST[127:64] $\leftarrow$ SRC2[63:0]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVHPS (store)

DEST[63:0] $\leftarrow$ SRC[127:64]
Intel C/C++ Compiler Intrinsic Equivalent
MOVHPS __m128d _mm_loadh_pi ( __m128d a, __m64 *p)
MOVHPS void_mm_storeh_pi (__m64 *p, __m128d a)

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L= 1 .

## MOVLHPS—Move Packed Single-Precision Floating-Point Values Low to High

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 16 /r MOVLHPS xmm1, xmm2 | A | V/V | SSE | Move two packed singleprecision floating-point values from low quadword of $x m m 2$ to high quadword of $x m m 1$. |
| VEX.NDS.128.0F.WIG 16 /г VMOVLHPS $x m m 1, x m m 2, x m m 3$ | B | V/V | AVX | Merge two packed singleprecision floating-point values from low quadword of $x \mathrm{~mm} 3$ and low quadword of xmm 2 . |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:reg (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction cannot be used for memory to register moves.

## 128-bit two-argument form:

Moves two packed single-precision floating-point values from the low quadword of the second XMM argument (second operand) to the high quadword of the first XMM register (first argument). The low quadword of the destination operand is left unchanged. The upper 128 bits of the corresponding YMM destination register are unmodified.

## 128-bit three-argument form

Moves two packed single-precision floating-point values from the low quadword of the third XMM argument (third operand) to the high quadword of the destination (first operand). Copies the low quadword from the second XMM argument (second operand) to the low quadword of the destination (first operand). The upper 128-bits of the destination YMM register are zeroed.

If VMOVLHPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

## MOVLHPS (128-bit two-argument form)

DEST[63:0] (Unmodified)
DEST[127:64] \& SRC[63:0]
DEST[VLMAX-1:128] (Unmodified)

## VMOVLHPS (128-bit three-argument form)

DEST[63:0] $\leqslant$ SRC1[63:0]
DEST[127:64] \& SRC2[63:0]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
MOVHLPS __m128 _mm_movelh_ps(__m128 a, __m128 b)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 7; additionally
\#UD If VEX.L= 1 .

## MOVLPD—Move Low Packed Double-Precision Floating-Point Value

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 12 /r <br> MOVLPD xmm, m64 | A | V/V | SSE2 | Move double-precision floating-point value from m64 to low quadword of xmm register. |
| 66 0F 13 /г MOVLPD m64, xmm | B | V/V | SSE2 | Move double-precision floating-point nvalue from low quadword of $x \mathrm{~mm}$ register to m64. |
| VEX.NDS.128.66.0F.WIG 12 /г VMOVLPD xmm2, xmm1, m64 | C | V/V | AVX | Merge double-precision floating-point value from m64 and the high quadword of xmm 1 . |
| VEX.128.66.0F.WIG 13/r VMOVLPD m64, xmm1 | B | V/V | AVX | Move double-precision floating-point values from low quadword of xmm 1 to m64. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| C | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction cannot be used for register to register or memory to memory moves.

## 128-bit Legacy SSE load:

Moves a double-precision floating-point value from the source 64-bit memory operand and stores it in the low 64-bits of the destination XMM register. The upper 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## VEX. 128 encoded load:

Loads a double-precision floating-point value from the source 64-bit memory operand (third operand), merges it with the upper 64-bits of the first source XMM register (second operand), and stores it in the low 128-bits of the destination XMM
register (first operand). The upper 128-bits of the destination YMM register are zeroed.

## 128-bit store:

Stores a double-precision floating-point value from the low 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).
Note: VMOVLPD (store) (VEX.128.66.0F $13 / r$ ) is legal and has the same behavior as the existing 66 OF 13 store. For VMOVLPD (store) (VEX.128.66.0F $13 / r$ ) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.
If VMOVLPD is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

MOVLPD (128-bit Legacy SSE load)
DEST[63:0] $\leftarrow$ SRC[63:0]
DEST[VLMAX-1:64] (Unmodified)
VMOVLPD (VEX. 128 encoded load)
DEST[63:0] $\leftarrow$ SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVLPD (store)

DEST[63:0] $\leqslant$ SRC[63:0]

## Intel C/C++ Compiler Intrinsic Equivalent

MOVLPD __m128d _mm_loadl_pd ( __m128d a, double *p)
MOVLPD void_mm_storel_pd (double *p, __m128d a)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 5; additionally
\#UD
If VEX.L= 1.
If VEX.vvvv != 1111B.

## MOVLPS—Move Low Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 12 /r MOVLPS xmm, m64 | A | V/V | SSE | Move two packed singleprecision floating-point values from m64 to low quadword of $x \mathrm{~mm}$. |
| OF 13 /r MOVLPS m64, xmm | B | V/V | SSE | Move two packed singleprecision floating-point values from low quadword of $x m m$ to $m 64$. |
| VEX.NDS.128.0F.WIG 12 /г VMOVLPS $x m m 2$, xmm1, m64 | C | V/V | AVX | Merge two packed singleprecision floating-point values from m64 and the high quadword of xmm 1 . |
| VEX.128.0F.WIG 13/r VMOVLPS m64, xmm1 | B | V/V | AVX | Move two packed singleprecision floating-point values from low quadword of xmm 1 to m 64 . |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| C | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction cannot be used for register to register or memory to memory moves.

## 128-bit Legacy SSE load:

Moves two packed single-precision floating-point values from the source 64-bit memory operand and stores them in the low 64-bits of the destination XMM register. The upper 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## VEX. 128 encoded load:

Loads two packed single-precision floating-point values from the source 64-bit memory operand (third operand), merges them with the upper 64-bits of the first source XMM register (second operand), and stores them in the low 128-bits of the
destination XMM register (first operand). The upper 128-bits of the destination YMM register are zeroed.

## 128-bit store:

Loads two packed single-precision floating-point values from the low 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand). Note: VMOVLPS (store) (VEX.128.0F $13 / r$ ) is legal and has the same behavior as the existing OF 13 store. For VMOVLPS (store) (VEX.128.0F $13 / r$ ) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

If VMOVLPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

MOVLPS (128-bit Legacy SSE load)
DEST[63:0] $\leftarrow$ SRC[63:0]
DEST[VLMAX-1:64] (Unmodified)

## VMOVLPS (VEX. 128 encoded load)

DEST[63:0] \& SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVLPS (store)

DEST[63:0] $\leftarrow$ SRC[63:0]

## Intel C/C++ Compiler Intrinsic Equivalent

MOVLPS __m128 _mm_loadl_pi ( __m128 a, __m64 *p)
MOVLPS void _mm_storel_pi (__m64 *p, __m128 a)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 5; additionally
\#UD

If VEX.L= 1.
If VEX.vvvv != 1111B.

## MOVMSKPD—Extract Packed Double-Precision Floating-Point Sign Mask

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 50 /г MOVMSKPD reg, xmm | A | V/V | SSE2 | Extract 2-bit sign mask from xmm and store in reg. The upper bits of r32 or r64 are filled with zeros. |
| VEX.128.66.0F.WIG 50 /г VMOVMSKPD reg, xmm2 | A | V/V | AVX | Extract 2-bit sign mask from xmm2 and store in reg. The upper bits of r32 or r64 are zeroed. |
| VEX.256.66.0F.WIG 50 /г VMOVMSKPD reg, ymm2 | A | V/V | AVX | Extract 4-bit sign mask from ymm2 and store in reg. The upper bits of r32 or r64 аге zeroed. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Extracts the sign bits from the packed double-precision floating-point values in the source operand (second operand), formats them into a 2-bit mask, and stores the mask in the destination operand (first operand). The source operand is an XMM register, and the destination operand is a general-purpose register. The mask is stored in the 2 low-order bits of the destination operand. Zero-extend the upper bits of the destination.

In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.
128-bit versions: The source operand is a YMM register. The destination operand is a general purpose register.
VEX. 256 encoded version: The source operand is a YMM register. The destination operand is a general purpose register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

## Operation

```
(V)MOVMSKPD (128-bit versions)
DEST[0] & SRC[63]
DEST[1] < SRC[127]
IF DEST = r32
    THEN DEST[31:2] < 0;
    ELSE DEST[63:2] < 0;
FI
VMOVMSKPD (VEX. }256\mathrm{ encoded version)
DEST[0] < SRC[63]
DEST[1] < SRC[127]
DEST[2] < SRC[191]
DEST[3] < SRC[255]
IF DEST = r32
    THEN DEST[31:4] < 0;
    ELSE DEST[63:4] < 0;
FI
Intel C/C++ Compiler Intrinsic Equivalent
MOVMSKPD int _mm_movemask_pd (__m128d a)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 7; additionally
#UD If VEX.vvvv != 1111B.
```


## MOVMSKPS—Extract Packed Single-Precision Floating-Point Sign Mask

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 50 /г MOVMSKPS reg, xmm | A | V/V | SSE | Extract 4-bit sign mask from $x m m$ and store in reg. The upper bits of r32 or r64 are filled with zeros. |
| VEX.128.0F.WIG 50 /r VMOVMSKPS reg, xmm2 | A | V/V | AVX | Extract 4-bit sign mask from xmm2 and store in reg. The upper bits of r32 or r64 are zeroed. |
| VEX.256.0F.WIG 50 /r VMOVMSKPS reg, ymm2 | A | V/V | AVX | Extract 8-bit sign mask from ymm2 and store in reg. The upper bits of r32 or r64 are zeroed. |

Instruction Operand Encoding ${ }^{1}$

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Extracts the sign bits from the packed single-precision floating-point values in the source operand (second operand), formats them into a 4- or 8-bit mask, and stores the mask in the destination operand (first operand). The source operand is an XMM or YMM register, and the destination operand is a general-purpose register. The mask is stored in the 4 or 8 low-order bits of the destination operand. The upper bits of the destination operand beyond the mask are filled with zeros.

In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.

128-bit versions: The source operand is a YMM register. The destination operand is a general purpose register.
VEX. 256 encoded version: The source operand is a YMM register. The destination operand is a general purpose register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

[^3]
## Operation

```
DEST[0] \leftarrow SRC[31];
DEST[1] \leftarrow SRC[63];
DEST[2] \leftarrow SRC[95];
DEST[3] }\leftarrow SRC[127]
IF DEST = r32
    THEN DEST[31:4] \leftarrow ZeroExtend;
    ELSE DEST[63:4] \leftarrow ZeroExtend;
Fl;
```

(V)MOVMSKPS (128-bit version)
DEST[0] $\leftarrow$ SRC[31]
DEST[1] $\leftarrow$ SRC[63]
DEST[2] $\leftarrow$ SRC[95]
DEST[3] $\leftarrow$ SRC[127]
IF DEST $=$ r32
THEN DEST[31:4] $\leftarrow 0$;
ELSE DEST[63:4] $\leftarrow 0$;
FI
VMOVMSKPS (VEX. 256 encoded version)
DEST[0] $\leftarrow$ SRC[31]
DEST[1] $\leftarrow$ SRC[63]
DEST[2] $\leftarrow$ SRC[95]
DEST[3] $\leftarrow$ SRC[127]
DEST[4] $\leftarrow$ SRC[159]
DEST[5] $\leftarrow$ SRC[191]
DEST[6] $\leftarrow$ SRC[223]
DEST[7] $\leftarrow$ SRC[255]
IF DEST = r32
THEN DEST[31:8] $\leftarrow 0$;
ELSE DEST[63:8] $\leftarrow 0$;
FI
Intel C/C++ Compiler Intrinsic Equivalent
int _mm_movemask_ps(__m128 a)
int _mm256_movemask_ps(__m256 a)
SIMD Floating-Point Exceptions
None.

## Other Exceptions

See Exceptions Type 7; additionally
\#UD If VEX.vvvv != 1111B.

## MOVNTDQA - Load Double Quadword Non-Temporal Aligned Hint

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $382 \mathrm{~A} / \mathrm{r}$ <br> MOVNTDQA xmm1, m128 | A | V/V | SSE4_1 | Move double quadword from m128 to xmm using non-temporal hint if WC memory type. |
| VEX.128.66.0F38.WIG 2A/r VMOVNTDQA xmm1, m128 | A | V/V | AVX | Move double quadword from m128 to xmm using nontemporal hint if WC memory type. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

MOVNTDQA loads a double quadword from the source operand (second operand) to the destination operand (first operand) using a non-temporal hint. A processor implementation may make use of the non-temporal hint associated with this instruction if the memory source is WC (write combining) memory type. An implementation may also make use of the non-temporal hint associated with this instruction if the memory source is WB (write back) memory type.
A processor's implementation of the non-temporal hint does not override the effective memory type semantics, but the implementation of the hint is processor dependent. For example, a processor implementation may choose to ignore the hint and process the instruction as a normal MOVDQA for any memory type. Another implementation of the hint for WC memory type may optimize data transfer throughput of WC reads. A third implementation may optimize cache reads generated by MOVNTDQA on WB memory type to reduce cache evictions.

## WC Streaming Load Hint

For WC memory type in particular, the processor never appears to read the data into the cache hierarchy. Instead, the non-temporal hint may be implemented by loading a temporary internal buffer with the equivalent of an aligned cache line without filling this data to the cache. Any memory-type aliased lines in the cache will be snooped and flushed. Subsequent MOVNTDQA reads to unread portions of the WC cache line will receive data from the temporary internal buffer if data is available. The temporary internal buffer may be flushed by the processor at any time for any reason, for example:

- A load operation other than a MOVNTDQA which references memory already resident in a temporary internal buffer.
- A non-WC reference to memory already resident in a temporary internal buffer.
- Interleaving of reads and writes to memory currently residing in a single temporary internal buffer.
- Repeated (V)MOVNTDQA loads of a particular 16-byte item in a streaming line.
- Certain micro-architectural conditions including resource shortages, detection of a mis-speculation condition, and various fault conditions
The memory type of the region being read can override the non-temporal hint, if the memory address specified for the non-temporal read is not a WC memory region.
Information on non-temporal reads and writes can be found in Chapter 11, "Memory Cache Control" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Because the WC protocol uses a weakly-ordered memory consistency model, an MFENCE or locked instruction should be used in conjunction with MOVNTDQA instructions if multiple processors might reference the same WC memory locations or in order to synchronize reads of a processor with writes by other agents in the system. Because of the speculative nature of fetching due to MOVNTDQA, Streaming loads must not be used to reference memory addresses that are mapped to I/O devices having side effects or when reads to these devices are destructive. For additional information on MOVNTDQA usages, see Section 12.10.3 in Chapter 12, "Programming with SSE3, SSSE3 and SSE4" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

The 128-bit (V)MOVNTDQA addresses must be 16-byte aligned or the instruction will cause a \#GP.

Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will \#UD.

## Operation

MOVNTDQA (128bit- Legacy SSE form)
DEST $\leftarrow$ SRC
DEST[VLMAX-1:128] (Unmodified)
VMOVNTDQA (VEX. 128 encoded form)
DEST $\leftarrow$ SRC
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
MOVNTDQA __m128i _mm_stream_load_si128 (__m128i *p);

Flags Affected
None
Other Exceptions
See Exceptions Type 1.SSE4.1; additionally
\#UD If VEX.L= 1 .
If VEX.vvvv != 1111B.

## MOVNTDQ-Store Double Quadword Using Non-Temporal Hint

| Opcode/ <br> Instruction | Op/ <br> En | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| 66 0F E7 /r | A | V/V | SSE2 | Move double quadword <br> MOVNTDQ m128, xmm <br> from xmm to m128 using <br> non-temporal hint. |
| VEX.128.66.0F.WIG E7 /r | A | V/V | AVX | Move packed integer values <br> in xmm1 to m128 using <br> non-temporal hint. |
| VMOVNTDQ m128, xmm1 | A | V/V | AVX | Move packed integer values <br> in ymm1 to m256 using |
| VEX.256.66.0F.WIG E7 /r |  |  |  | non-temporal hint. |
| VMOVNTDQ m256, ymm1 |  |  |  |  |

Instruction Operand Encoding ${ }^{1}$

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves the packed integers in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain integer data (packed bytes, words, doublewords, or quadwords). The destination operand is a 128 -bit or 256 -bit memory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32-byte (VEX. 256 encoded version) boundary otherwise a general-protection exception (\#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTDQ instructions if multiple processors might use different memory types to read/write the destination memory locations.

1. ModRM.MOD $=011 \mathrm{~B}$ is not permitted

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will \#UD.

Operation
DEST $\leftarrow S R C ;$

Intel C/C++ Compiler Intrinsic Equivalent
MOVNTDQ void _mm_stream_si128( __m128i *p, __m128ia);
VMOVNTDQ void _mm256_stream_si256 (__m256i * p, __m256i a);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 1.SSE2; additionally
\#UD If VEX.vvvv != 1111B.

## MOVNTI-Store Doubleword Using Non-Temporal Hint

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF C3 $/ r$ | MOVNTI m32, r32 | A | Valid | Valid | Move doubleword from r32 <br> to m32 using non-temporal <br> hint. |
| $R E X . W ~+~ O F ~ C 3 ~$ MOVNTI m64, r64 A Valid N.E.Move quadword from r64 to <br> Ir |  |  |  | m64 using non-temporal <br> hint. |  |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves the doubleword integer in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to minimize cache pollution during the write to memory. The source operand is a general-purpose register. The destination operand is a 32-bit memory location.
The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Inte $®<64$ and IA-32 Architectures Software Developer's Manual, Volume 1.
Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTI instructions if multiple processors might use different memory types to read/write the destination memory locations.
In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow \mathrm{SRC}$;

| Intel C/C++ Compiler Intrinsic Equivalent |  |
| :---: | :---: |
| MOVNTI void _mm_stream_si32 (int *p, int a) |  |
| SIMD Floating-Point Exceptions |  |
| None. |  |
| Protected Mode Exceptions |  |
| \#GP(0) | For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments. |
| \#SS(0) | For an illegal address in the SS segment. |
| \#PF(fault-code) | For a page fault. |
| \#UD | If CPUID.01H:EDX.SSE2[bit 26] $=0$. |
|  | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand is not aligned on a 16-byte boundary, regardless of segment. |
|  | If any part of the operand lies outside the effective address space from 0 to FFFFH. |
| \#UD | If CPUID.01H:EDX.SSE2[bit 26] $=0$. |
|  | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| Same exceptions as in real address mode. |  |
| \#PF(fault-code) | For a page fault. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | For a page fault. |
| \#UD | If CPUID.01H:EDX.SSE2[bit 26] $=0$. |
|  | If the LOCK prefix is used. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |

## MOVNTPD—Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint

| Opcode/ | Op/ <br> En <br> Instruction | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| 66 0F $2 \mathrm{~B} / \mathrm{r}$ |  | A | V/V | SSE2 | | Move packed double- |
| :--- |
| MOVNTPD m128, xmm |

Instruction Operand Encoding ${ }^{1}$

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves the packed double-precision floating-point values in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain packed double-precision, floating-pointing data. The destination operand is a 128-bit or 256-bit memory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32byte (VEX. 256 encoded version) boundary otherwise a general-protection exception (\#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

[^4]Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTPD instructions if multiple processors might use different memory types to read/write the destination memory locations.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will \#UD.

## Operation

DEST $\leftarrow$ SRC;

## Intel C/C++ Compiler Intrinsic Equivalent

MOVNTPD void _mm_stream_pd(double *p, __m128d a)
VMOVNTPD void _mm256_stream_pd (double * p, __m256d a);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 1.SSE2; additionally
\#UD If VEX.vvvv != 1111B.

## MOVNTPS—Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 2B /r <br> MOVNTPS m128, xmm | A | V/V | SSE | Move packed singleprecision floating-point values from xmm to m128 using non-temporal hint. |
| VEX.128.0f.WIG $2 B / r$ VMOVNTPS m128, xmm1 | A | V/V | AVX | Move packed singleprecision values xmm1 to mem using non-temporal hint. |
| VEX.256.0F.WIG 2B /г VMOVNTPS m256, ymm1 | A | V/V | AVX | Move packed singleprecision values ymm1 to mem using non-temporal hint. |

Instruction Operand Encoding ${ }^{1}$

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves the packed single-precision floating-point values in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain packed single-precision, floating-pointing. The destination operand is a 128 -bit or 256 -bitmemory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32-byte (VEX. 256 encoded version) boundary otherwise a general-protection exception (\#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

[^5]Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTPS instructions if multiple processors might use different memory types to read/write the destination memory locations.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111 b otherwise instructions will \#UD.

## Operation

DEST $\leftarrow$ SRC;

## Intel C/C++ Compiler Intrinsic Equivalent

MOVNTDQ void _mm_stream_ps(float * p,__m128 a)
VMOVNTPS void _mm256_stream_ps (float * p, __m256 a);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 1.SSE; additionally
\#UD If VEX.vvvv != 1111B.

## MOVNTQ—Store of Quadword Using Non-Temporal Hint

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF E7 /r | MOVNTQ m64, | A | Valid | Valid | Move quadword from mm to <br> $m 64$ using non-temporal |
|  |  |  |  |  | mint. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves the quadword in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to minimize cache pollution during the write to memory. The source operand is an MMX technology register, which is assumed to contain packed integer data (packed bytes, words, or doublewords). The destination operand is a 64-bit memory location.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.
Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTQ instructions if multiple processors might use different memory types to read/write the destination memory locations.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

DEST $\leftarrow$ SRC;

Intel C/C++ Compiler Intrinsic Equivalent
MOVNTQ void _mm_stream_pi(__m64 * p, __m64 a)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Table 19-8, "Exception Conditions for Legacy SIMD/MMX Instructions without FP Exception," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## MOVQ-Move Quadword

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 6F /r | MOVQ mm, mm/m64 | A | Valid | Valid | Move quadword from $\mathrm{mm} / \mathrm{m} 64$ to mm . |
| OF 7F /r | MOVQ mm/m64, mm | B | Valid | Valid | Move quadword from mm to mm/m64. |
| F3 OF 7E | MOVQ $x m m 1$, xmm2/m64 | A | Valid | Valid | Move quadword from xmm2/mem64 to xmm1. |
| 66 OF D6 | MOVQ <br> xmm2/m64, xmm1 | B | Valid | Valid | Move quadword from $x m m 1$ to $x m m 2 / m e m 64$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Copies a quadword from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be MMX technology registers, XMM registers, or 64-bit memory locations. This instruction can be used to move a quadword between two MMX technology registers or between an MMX technology register and a 64-bit memory location, or to move data between two XMM registers or between an XMM register and a 64-bit memory location. The instruction cannot be used to transfer data between memory locations.
When the source operand is an XMM register, the low quadword is moved; when the destination operand is an XMM register, the quadword is stored to the low quadword of the register, and the high quadword is cleared to all 0s.
In 64-bit mode, use of the REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

MOVQ instruction when operating on MMX technology registers and memory locations:
DEST $\leftarrow$ SRC;
MOVQ instruction when source and destination operands are XMM registers:
DEST[63:0] $\leftarrow$ SRC[63:0];
DEST[127:64] $\leftarrow 0000000000000000 \mathrm{H}$;

MOVQ instruction when source operand is XMM register and destination operand is memory location:

DEST $\leftarrow$ SRC[63:0];

MOVQ instruction when source operand is memory location and destination
operand is XMM register:
DEST[63:0] $\leftarrow$ SRC;
DEST[127:64] $\leftarrow 0000000000000000 \mathrm{H}$;

## Flags Affected

None.

Intel C/C++ Compiler Intrinsic Equivalent
MOVQ m128i_mm_mov_epi64(__m128i a)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Table 19-8, "Exception Conditions for Legacy SIMD/MMX Instructions without FP Exception," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3 A.

## MOVQ2DQ—Move Quadword from MMX Technology to XMM Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F3 OF D6 | MOVQ2DQ xmm, <br> mm | A | Valid | Valid | Move quadword from mmx <br> to low quadword of $x m m$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:reg (r) | NA | NA |

## Description

Moves the quadword from the source operand (second operand) to the low quadword of the destination operand (first operand). The source operand is an MMX technology register and the destination operand is an XMM register.

This instruction causes a transition from x87 FPU to MMX technology operation (that is, the $x 87$ FPU top-of-stack pointer is set to 0 and the $x 87$ FPU tag word is set to all 0s [valid]). If this instruction is executed while an x87 FPU floating-point exception is pending, the exception is handled before the MOVQ2DQ instruction is executed.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[63:0] $\leftarrow$ SRC[63:0];
DEST[127:64] $\leftarrow 0000000000000000 \mathrm{H}$;

## Intel C/C++ Compiler Intrinsic Equivalent

MOVQ2DQ __128i _mm_movpi64_pi64 ( __m64 a)

## SIMD Floating-Point Exceptions

None.

## Protected Mode Exceptions

\#NM If CRO.TS[bit 3] = 1 .
\#UD If CRO.EM[bit 2] = 1 .
If CR4.OSFXSR[bit 9] $=0$.
If CPUID.01H:EDX.SSE2[bit 26] $=0$.
If the LOCK prefix is used.
\#MF If there is a pending x87 FPU exception.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

## MOVS/MOVSB/MOVSW/MOVSD/MOVSQ—Move Data from

## String to String

| Opcode | Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A4 | MOVS m8, m8 | A | Valid | Valid | For legacy mode, Move byte from address DS:(E)SI to ES:(E)DI. For 64-bit mode move byte from address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |
| A5 | MOVS m16, m16 | A | Valid | Valid | For legacy mode, move word from address DS:(E)SI to ES:(E)DI. For 64-bit mode move word at address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |
| A5 | MOVS m32, m32 | A | Valid | Valid | For legacy mode, move dword from address DS:(E)SI to ES:(E)DI. For 64-bit mode move dword from address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |
| REX.W + A5 | MOVS m64, m64 | A | Valid | N.E. | Move qword from address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |
| A4 | MOVSB | A | Valid | Valid | For legacy mode, Move byte from address DS:(E)SI to ES:(E)DI. For 64-bit mode move byte from address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |
| A5 | MOVSW | A | Valid | Valid | For legacy mode, move word from address DS:(E)SI to ES:(E)DI. For 64-bit mode move word at address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |
| A5 | MOVSD | A | Valid | Valid | For legacy mode, move dword from address DS:(E)SI to ES:(E)DI. For 64-bit mode move dword from address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |
| REX.W + A5 | MOVSQ | A | Valid | N.E. | Move qword from address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Moves the byte, word, or doubleword specified with the second operand (source operand) to the location specified with the first operand (destination operand). Both the source and destination operands are located in memory. The address of the source operand is read from the DS:ESI or the DS:SI registers (depending on the address-size attribute of the instruction, 32 or 16, respectively). The address of the destination operand is read from the ES:EDI or the ES:DI registers (again depending on the address-size attribute of the instruction). The DS segment may be overridden with a segment override prefix, but the ES segment cannot be overridden.
At the assembly-code level, two forms of this instruction are allowed: the "explicitoperands" form and the "no-operands" form. The explicit-operands form (specified with the MOVS mnemonic) allows the source and destination operands to be specified explicitly. Here, the source and destination operands should be symbols that indicate the size and location of the source value and the destination, respectively. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the source and destination operand symbols must specify the correct type (size) of the operands (bytes, words, or doublewords), but they do not have to specify the correct location. The locations of the source and destination operands are always specified by the DS:(E)SI and ES:(E)DI registers, which must be loaded correctly before the move string instruction is executed.
The no-operands form provides "short forms" of the byte, word, and doubleword versions of the MOVS instructions. Here also DS:(E)SI and ES:(E)DI are assumed to be the source and destination operands, respectively. The size of the source and destination operands is selected with the mnemonic: MOVSB (byte move), MOVSW (word move), or MOVSD (doubleword move).
After the move operation, the (E)SI and (E)DI registers are incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. (If the DF flag is 0 , the (E)SI and (E)DI register are incremented; if the DF flag is 1, the (E)SI and (E)DI registers are decremented.) The registers are incremented or decremented by 1 for byte operations, by 2 for word operations, or by 4 for doubleword operations.
The MOVS, MOVSB, MOVSW, and MOVSD instructions can be preceded by the REP prefix (see "REP/REPE/REPZ /REPNE/REPNZ-Repeat String Operation Prefix" in Chapter 4 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume $2 B$, for a description of the REP prefix) for block moves of ECX bytes, words, or doublewords.

In 64-bit mode, the instruction's default address size is 64 bits, 32 -bit address size is supported using the prefix 67 H . The 64 -bit addresses are specified by RSI and RDI;

32-bit address are specified by ESI and EDI. Use of the REX.W prefix promotes doubleword operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ SRC;
Non-64-bit Mode:
IF (Byte move)
THEN IF DF $=0$
THEN
(E)SI $\leftarrow(\mathrm{E}) \mathrm{SI}+1$;
$(\mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+1$;
ELSE
(E)SI $\leftarrow(\mathrm{E}) \mathrm{SI}-1$;
(E)DI $\leftarrow$ (E)DI - 1;

FI ;
ELSE IF (Word move)
THEN IF DF $=0$
(E)SI $\leftarrow(E) S I+2 ;$
$(\mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+2$;
Fl ;
ELSE
(E)SI $\leftarrow$ (E)SI-2;
(E)DI $\leftarrow$ (E)DI - 2;

Fl ;
ELSE IF (Doubleword move)
THEN IF DF $=0$
$(\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}+4 ;$
(E)DI $\leftarrow(\mathrm{E}) \mathrm{DI}+4 ;$

FI;
ELSE
(E)SI $\leftarrow$ (E)SI -4;
(E)DI $\leftarrow$ (E)DI - 4;

FI;
Fl ;
64-bit Mode:
IF (Byte move)
THEN IF DF $=0$
THEN
$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}+1 ;$
$(R \mid E) D I \leftarrow(R \mid E) D I+1 ;$

## ELSE

$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}-1$;
$(R \mid E) D I \leftarrow(R \mid E) D I-1 ;$
Fl ;
ELSE IF (Word move)
THEN IF DF $=0$
$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}+2 ;$
$(\mathrm{R} \mid \mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{DI}+2 ;$
FI;
ELSE
$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}-2 ;$
$(\mathrm{R} \mid \mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{DI}-2 ;$
$\mathrm{Fl} ;$
ELSE IF (Doubleword move)
THEN IF DF $=0$
$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}+4 ;$
$(R \mid E) D I \leftarrow(R \mid E) D I+4 ;$
FI;
ELSE
$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}-4 ;$
$(R \mid E) D I \leftarrow(R \mid E) D I-4 ;$
Fl ;
ELSE IF (Quadword move)
THEN IF DF $=0$
$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}+8 ;$
$(R \mid E) D I \leftarrow(R \mid E) D I+8 ;$
Fl;
ELSE
$(\mathrm{R} \mid \mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{SI}-8 ;$
$(R \mid E) D I \leftarrow(R \mid E) D I-8 ;$
Fl ;
FI;

## Flags Affected

None.

Protected Mode Exceptions
\#GP(0)
If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory |
| reference is made while the current privilege level is 3. |  |

If the LOCK prefix is used.

## MOVSD—Move Scalar Double-Precision Floating-Point Value

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF $10 / r$ MOVSD xmm1, xmm2/m64 | A | V/V | SSE2 | Move scalar doubleprecision floating-point value from $x m m 2 / m 64$ to xmm1 register. |
| VEX.NDS.LIG.F2.OF.WIG $10 /$ / VMOVSD xmm1, xmm2, xmm3 | B | V/V | AVX | Merge scalar doubleprecision floating-point value from $x m m 2$ and xmm3 to xmm1 register. |
| VEX.LIG.F2.OF.WIG $10 / r$ VMOVSD xmm1, m64 | D | V/V | AVX | Load scalar double-precision floating-point value from m64 to xmm1 register. |
| F2 OF 11 /r MOVSD xmm2/m64, xmm1 | C | V/V | SSE2 | Move scalar doubleprecision floating-point value from xmm1 register to $x m m 2 / m 64$. |
| VEX.NDS.LIG.F2.OF.WIG 11 /г VMOVSD xmm1, xmm2, xmm3 | E | V/V | AVX | Merge scalar doubleprecision floating-point value from $x m m 2$ and xmm3 registers to xmm1. |
| VEX.LIG.F2.0F.WIG 11 /r VMOVSD m64, xmm1 | C | V/V | AVX | Move scalar doubleprecision floating-point value from xmm1 register to m64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| C | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| D | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| E | ModRM:r/m (w) | VEX.vvvv (r) | ModRM:reg (r) | NA |

## Description

MOVSD moves a scalar double-precision floating-point value from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers or 64-bit memory locations. This instruc-
tion can be used to move a double-precision floating-point value to and from the low quadword of an XMM register and a 64-bit memory location, or to move a doubleprecision floating-point value between the low quadwords of two XMM registers. The instruction cannot be used to transfer data between memory locations.

For non-VEX encoded instruction syntax and when the source and destination operands are XMM registers, the high quadword of the destination operand remains unchanged. When the source operand is a memory location and destination operand is an XMM registers, the high quadword of the destination operand is cleared to all 0s.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

Note: For the "VMOVSD m64, xmm1" (memory store form) instruction version, VEX.vvvv is reserved and must be 1111b, otherwise instruction will \#UD.

Note: For the "VMOVSD xmm1, m64" (memory load form) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

VEX encoded instruction syntax supports two source operands and a destination operand if ModR/M.mod field is $11 B$. VEX.vvvv is used to encode the first source operand (the second operand). The low 128 bits of the destination operand stores the result of merging the low quadword of the second source operand with the quad word in bits 127:64 of the first source operand. The upper bits of the destination operand are cleared.

## Operation

MOVSD (128-bit Legacy SSE version: MOVSD XMM1, XMM2)
DEST[63:0] < SRC[63:0]
DEST[VLMAX-1:64] (Unmodified)

MOVSD/VMOVSD (128-bit versions: MOVSD m64, xmm1 or VMOVSD m64, xmm1) DEST[63:0] $\leftarrow$ SRC[63:0]

MOVSD (128-bit Legacy SSE version: MOVSD XMM1, m64)
DEST[63:0] $\leftarrow$ SRC[63:0]
DEST[127:64] $\leqslant 0$
DEST[VLMAX-1:128] (Unmodified)

VMOVSD (VEX.NDS.128.F2.0F 11 /r: VMOVSD xmm1, xmm2, xmm3)
DEST[63:0] $\leftarrow$ SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

VMOVSD (VEX.NDS.128.F2.0F 10 /r: VMOVSD xmm1, xmm2, xmm3)
DEST[63:0] $\leftarrow$ SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]

## DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVSD (VEX.NDS.128.F2.0F 10 /r: VMOVSD xmm1, m64) <br> DEST[63:0] $\leftarrow$ SRC[63:0] <br> DEST[VLMAX-1:64] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalent

MOVSD __m128d_mm_load_sd (double *p)
MOVSD void _mm_store_sd (double *p,__m128d a)
MOVSD __m128d _mm_store_sd (__m128d a, __m128d b)

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.vvvv != 1111B.

## MOVSHDUP-Move Packed Single-FP High and Duplicate

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF $16 / r$ MOVSHDUP xmm1, xmm2/m128 | A | V/V | SSE3 | Move two single-precision floating-point values from the higher 32-bit operand of each qword in $x m m 2 / m 128$ to $x m m 1$ and duplicate each 32-bit operand to the lower 32-bits of each qword. |
| VEX.128.F3.0F.WIG 16 /r VMOVSHDUP xmm1, xmm2/m128 | A | V/V | AVX | Move odd index singleprecision floating-point values from $x m m 2 / m e m$ and duplicate each element into xmm 1 . |
| VEX.256.F3.0F.WIG 16 /г VMOVSHDUP ymm1, ymm2/m256 | A | V/V | AVX | Move odd index singleprecision floating-point values from ymm2/mem and duplicate each element into ymm1. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

The linear address corresponds to the address of the least-significant byte of the referenced memory data. When a memory address is indicated, the 16 bytes of data at memory location m128 are loaded and the single-precision elements in positions 1 and 3 are duplicated. When the register-register form of this operation is used, the same operation is performed but with data coming from the 128-bit source register. See Figure 3-24.


OM15998

Figure 3-24. MOVSHDUP-Move Packed Single-FP High and Duplicate

In 64-bit mode, use of the REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

MOVSHDUP (128-bit Legacy SSE version)
DEST[31:0] $\leftarrow$ SRC[63:32]
DEST[63:32] $\leftarrow$ SRC[63:32]
DEST[95:64] \& SRC[127:96]
DEST[127:96] $\leftarrow$ SRC[127:96]
DEST[VLMAX-1:128] (Unmodified)
VMOVSHDUP (VEX. 128 encoded version)
DEST[31:0] $\leqslant$ SRC[63:32]
DEST[63:32] $\leqslant$ SRC[63:32]
DEST[95:64] $\leqslant$ SRC[127:96]
DEST[127:96] $\leftarrow \operatorname{SRC}[127: 96]$

DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVSHDUP (VEX. 256 encoded version)

DEST[31:0] < SRC[63:32]
DEST[63:32] $\leqslant$ SRC[63:32]
DEST[95:64] $\leqslant$ SRC[127:96]
DEST[127:96] < SRC[127:96]
DEST[159:128] \& SRC[191:160]
DEST[191:160] $\leftarrow$ SRC[191:160]
DEST[223:192] \& SRC[255:224]
DEST[255:224] $\leftarrow$ SRC[255:224]

Intel C/C++ Compiler Intrinsic Equivalent
(V)MOVSHDUP __m128 _mm_movehdup_ps(__m128 a)

VMOVSHDUP __m256 _mm256_movehdup_ps (__m256 a);

## Exceptions

General protection exception if not aligned on 16-byte boundary, regardless of segment.

Numeric Exceptions
None

Other Exceptions
See Exceptions Type 2.

## MOVSLDUP-Move Packed Single-FP Low and Duplicate

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 12 /r <br> MOVSLDUP xmm1, xmm2/m128 | A | V/V | SSE3 | Move two single-precision floating-point values from the lower 32-bit operand of each qword in $x m m 2 / m 128$ to $x \mathrm{~mm} 1$ and duplicate each 32-bit operand to the higher 32-bits of each qword. |
| VEX.128.F3.OF.WIG 12 /г VMOVSLDUP xmm1, xmm2/m128 | A | V/V | AVX | Move even index singleprecision floating-point values from xmm2/mem and duplicate each element into xmm1. |
| VEX.256.F3.OF.WIG 12 /г VMOVSLDUP ymm1, ymm2/m256 | A | V/V | AVX | Move even index singleprecision floating-point values from ymm2/mem and duplicate each element into ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

The linear address corresponds to the address of the least-significant byte of the referenced memory data. When a memory address is indicated, the 16 bytes of data at memory location m128 are loaded and the single-precision elements in positions 0 and 2 are duplicated. When the register-register form of this operation is used, the same operation is performed but with data coming from the 128-bit source register.

See Figure 3-25.


OM15999

Figure 3-25. MOVSLDUP-Move Packed Single-FP Low and Duplicate

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

## MOVSLDUP (128-bit Legacy SSE version)

```
DEST[31:0] < SRC[31:0]
DEST[63:32] < SRC[31:0]
DEST[95:64] < SRC[95:64]
DEST[127:96] < SRC[95:64]
DEST[VLMAX-1:128] (Unmodified)
```

VMOVSLDUP (VEX. 128 encoded version)
DEST[31:0] $\leqslant$ SRC[31:0]
DEST[63:32] $\leftarrow$ SRC[31:0]
DEST[95:64] $\leftarrow$ SRC[95:64]
DEST[127:96] $\leftarrow$ SRC[95:64]

## DEST[VLMAX-1:128] $\leftarrow 0$

```
VMOVSLDUP (VEX. }256\mathrm{ encoded version)
DEST[31:0] < SRC[31:0]
DEST[63:32] < SRC[31:0]
DEST[95:64] < SRC[95:64]
DEST[127:96] < SRC[95:64]
DEST[159:128] < SRC[159:128]
DEST[191:160] < SRC[159:128]
DEST[223:192] < SRC[223:192]
DEST[255:224] < SRC[223:192]
```

Intel C/C++ Compiler Intrinsic Equivalent
(V)MOVSLDUP __m128 _mm_moveldup_ps(__m128 a)

VMOVSLDUP __m256 _mm256_moveldup_ps (__m256 a);

## Exceptions

General protection exception if not aligned on 16-byte boundary, regardless of segment.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.vvvv $!=1111 \mathrm{~B}$.

## MOVSS—Move Scalar Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF $10 / r$ MOVSS xmm1, xmm2/m32 | A | V/V | SSE | Move scalar single-precision floating-point value from xmm2/m32 to xmm1 register. |
| VEX.NDS.LIG.F3.OF.WIG 10 /г VMOVSS xmm1, xmm2, xmm3 | B | V/V | AVX | Merge scalar singleprecision floating-point value from $x m m 2$ and xmm3 to xmm1 register. |
| VEX.LIG.F3.OF.WIG 10 /г VMOVSS xmm1, m32 | D | V/V | AVX | Load scalar single-precision floating-point value from m32 to xmm1 register. |
| F3 OF 11 /r MOVSS xmm2/m32, xmm | C | V/V | SSE | Move scalar single-precision floating-point value from xmm1 register to xmm2/m32. |
| VEX.NDS.LIG.F3.OF.WIG 11 /г VMOVSS xmm1, xmm2, xmm3 | E | V/V | AVX | Move scalar single-precision floating-point value from xmm2 and $x m m 3$ to $x m m 1$ register. |
| VEX.LIG.F3.OF.WIG 11 /r VMOVSS m32, xmm1 | C | V/V | AVX | Move scalar single-precision floating-point value from xmm1 register to m32. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| C | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| D | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| E | ModRM:r/m (w) | VEX.vvvv (r) | ModRM:reg (r) | NA |

## Description

Moves a scalar single-precision floating-point value from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers or 32-bit memory locations. This instruction can be used to move a single-precision floating-point value to and from the low doubleword
of an XMM register and a 32-bit memory location, or to move a single-precision floating-point value between the low doublewords of two XMM registers. The instruction cannot be used to transfer data between memory locations.

For non-VEX encoded syntax and when the source and destination operands are XMM registers, the high doublewords of the destination operand remains unchanged. When the source operand is a memory location and destination operand is an XMM registers, the high doublewords of the destination operand is cleared to all 0s.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
VEX encoded instruction syntax supports two source operands and a destination operand if ModR/M.mod field is 11B. VEX.vvvv is used to encode the first source operand (the second operand). The low 128 bits of the destination operand stores the result of merging the low dword of the second source operand with three dwords in bits 127:32 of the first source operand. The upper bits of the destination operand are cleared.
Note: For the "VMOVSS m32, xmm1" (memory store form) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.
Note: For the "VMOVSS xmm1, m32" (memory load form) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

## Operation

MOVSS (Legacy SSE version when the source and destination operands are both XMM registers)
DEST[31:0] $\leftarrow ~ S R C[31: 0]$
DEST[VLMAX-1:32] (Unmodified)
MOVSS/VMOVSS (when the source operand is an XMM register and the destination is memory)
DEST[31:0] $\leqslant ~ S R C[31: 0]$
MOVSS (Legacy SSE version when the source operand is memory and the destination is an XMM register)
DEST[31:0] \& SRC[31:0]
DEST[127:32] $\leftarrow 0$
DEST[VLMAX-1:128] (Unmodified)
VMOVSS (VEX.NDS.128.F3.0F $11 / r$ where the destination is an XMM register)
DEST[31:0] \& SRC2[31:0]
DEST[127:32] $\leftarrow$ SRC1[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVSS (VEX.NDS.128.F3.0F $10 / r$ where the source and destination are XMM registers)

DEST[31:0] $\leftarrow$ SRC2[31:0]
DEST[127:32] $\leftarrow$ SRC1[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$
VMOVSS (VEX.NDS.128.F3.0F $10 / r$ when the source operand is memory and the destination is an XMM register)
DEST[31:0] $\leftarrow$ SRC[31:0]
DEST[VLMAX-1:32] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
MOVSS __m128 _mm_load_ss(float * p)
MOVSS void_mm_store_ss(float * p,__m128 a)
MOVSS __m128 _mm_move_ss(__m128 a, __m128 b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.vvvv != 1111B.

## MOVSX/MOVSXD-Move with Sign-Extension

| Opcode | Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF BE /r | MOVSX r16, r/m8 | A | Valid | Valid | Move byte to word with sign-extension. |
| OF BE /r | MOVSX r32, r/m8 | A | Valid | Valid | Move byte to doubleword with sign-extension. |
| REX + OF BE /r | MOVSX r64, r/m8* | A | Valid | N.E. | Move byte to quadword with sign-extension. |
| OF BF/r | $\begin{aligned} & \text { MOVSX r32, } \\ & \text { r/m16 } \end{aligned}$ | A | Valid | Valid | Move word to doubleword, with sign-extension. |
| $\begin{aligned} & \mathrm{REX} . \mathrm{W}+\mathrm{OF} \mathrm{BF} \\ & /\ulcorner \end{aligned}$ | $\begin{aligned} & \text { MOVSX r64, } \\ & \text { r/m16 } \end{aligned}$ | A | Valid | N.E. | Move word to quadword with sign-extension. |
| REX.W** +63 /r | MOVSXD r64, r/m32 | A | Valid | N.E. | Move doubleword to quadword with signextension. |

## NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
** The use of MOVSXD without REX.W in 64-bit mode is discouraged, Regular MOV should be used instead of using MOVSXD without REX.W.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Copies the contents of the source operand (register or memory location) to the destination operand (register) and sign extends the value to 16 or 32 bits (see Figure 7-6 in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1). The size of the converted value depends on the operand-size attribute.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ SignExtend(SRC);

Flags Affected
None.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used. |

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |

INSTRUCTION SET REFERENCE, A-M
\#UD If the LOCK prefix is used.

MOVUPD—Move Unaligned Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit <br> Mode | CPUID <br> Feature flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 10 /r <br> MOVUPD xmm1, xmm2/m128 | A | V/V | SSE2 | Move packed doubleprecision floating-point values from $x m m 2 / m 128$ to xmm1. |
| VEX.128.66.0F.WIG 10 /г VMOVUPD xmm1, xmm2/m128 | A | V/V | AVX | Move unaligned packed double-precision floatingpoint from xmm2/mem to xmm1. |
| VEX.256.66.0F.WIG 10 /г VMOVUPD ymm1, ymm2/m256 | A | V/V | AVX | Move unaligned packed double-precision floatingpoint from ymm2/mem to ymm1. |
| 66 OF 11 /r <br> MOVUPD xmm2/m128, xmm | B | V/V | SSE2 | Move packed doubleprecision floating-point values from xmm1 to xmm2/m128. |
| VEX.128.66.0F.WIG 11 /г VMOVUPD xmm2/m128, xmm1 | B | V/V | AVX | Move unaligned packed double-precision floatingpoint from xmm1 to xmm2/mem. |
| VEX.256.66.0F.WIG 11 /г VMOVUPD ymm2/m256, ymm1 | B | V/V | AVX | Move unaligned packed double-precision floatingpoint from ymm1 to ymm2/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

## 128-bit versions:

Moves a double quadword containing two packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit
memory location, store the contents of an XMM register into a 128-bit memory location, or move data between two XMM registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (\#GP) to be generated. ${ }^{1}$
To move double-precision floating-point values to and from memory locations that are known to be aligned on 16-byte boundaries, use the MOVAPD instruction.
While executing in 16-bit addressing mode, a linear address for a 128-bit data access that overlaps the end of a 16-bit segment is not allowed and is defined as reserved behavior. A specific processor implementation may or may not generate a generalprotection exception (\#GP) in this situation, and the address that spans the end of the segment may or may not wrap around to the beginning of the segment.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## VEX. 256 encoded version:

Moves 256 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

MOVUPD (128-bit load and register-copy form Legacy SSE version)
DEST[127:0] $\leqslant ~ S R C[127: 0]$
DEST[VLMAX-1:128] (Unmodified)
(V)MOVUPD (128-bit store form)

DEST[127:0] $\leftarrow$ SRC[127:0]

1. If alignment checking is enabled (CRO.AM $=1$, RFLAGS. $A C=1$, and $C P L=3$ ), an alignment-check exception (\#AC) may or may not be generated (depending on processor implementation) when the operand is not aligned on an 8-byte boundary.
VMOVUPD (VEX. 128 encoded version)DEST[127:0] \& SRC[127:0]DEST[VLMAX-1:128] $\leftarrow 0$
VMOVUPD (VEX. 256 encoded version)DEST[255:0] $\leftarrow$ SRC[255:0]
Intel C/C++ Compiler Intrinsic Equivalent
MOVUPD __m128 _mm_loadu_pd(double * p)
MOVUPD void_mm_storeu_pd(double *p,__ ..... m128 a)
VMOVUPD __m256d _mm256_loadu_pd (__m256d * p);
VMOVUPD _mm256_storeu_pd(_m256d *p, ..... m256d a);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4
Note treatment of \#AC varies; additionally
\#UD ..... If VEX.vvvv != 1111B.

MOVUPS—Move Unaligned Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 10 /r <br> MOVUPS xmm1, xmm2/m128 | A | V/V | SSE | Move packed singleprecision floating-point values from $x m m 2 / m 128$ to xmm1. |
| VEX.128.0F.WIG 10 /г VMOVUPS xmm1, xmm2/m128 | A | V/V | AVX | Move unaligned packed single-precision floatingpoint from xmm2/mem to xmm1. |
| VEX.256.0F.WIG 10 /r VMOVUPS ymm1, ymm2/m256 | A | V/V | AVX | Move unaligned packed single-precision floatingpoint from ymm2/mem to ymm1. |
| OF 11 /r MOVUPS xmm2/m128, xmm1 | B | V/V | SSE | Move packed singleprecision floating-point values from xmm 1 to xmm2/m128. |
| VEX.128.0F.WIG 11 /г VMOVUPS xmm2/m128, xmm1 | B | V/V | AVX | Move unaligned packed single-precision floatingpoint from xmm 1 to xmm2/mem. |
| VEX.256.0f.WIG 11 /r VMOVUPS ymm2/m256, ymm1 | B | V/V | AVX | Move unaligned packed single-precision floatingpoint from ymm1 to ymm2/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

128-bit versions: Moves a double quadword containing four packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, store the contents of an XMM register into a 128-bit memory location, or move data between two XMM registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (\#GP) to be generated. ${ }^{1}$

To move packed single-precision floating-point values to and from memory locations that are known to be aligned on 16-byte boundaries, use the MOVAPS instruction.

While executing in 16-bit addressing mode, a linear address for a 128-bit data access that overlaps the end of a 16-bit segment is not allowed and is defined as reserved behavior. A specific processor implementation may or may not generate a generalprotection exception (\#GP) in this situation, and the address that spans the end of the segment may or may not wrap around to the beginning of the segment.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111 b otherwise instructions will \#UD.

## Operation

MOVUPS (128-bit load and register-copy form Legacy SSE version) DEST[127:0] \& SRC[127:0] DEST[VLMAX-1:128] (Unmodified)
(V)MOVUPS (128-bit store form)

DEST[127:0] $\leftarrow$ SRC[127:0]
VMOVUPS (VEX. 128 encoded load-form)
DEST[127:0] $\leqslant$ SRC[127:0]
DEST[VLMAX-1:128] $\leftarrow 0$
VMOVUPS (VEX. 256 encoded version)

1. If alignment checking is enabled (CRO.AM = 1, RFLAGS.AC = 1, and CPL = 3), an alignment-check exception (\#AC) may or may not be generated (depending on processor implementation) when the operand is not aligned on an 8-byte boundary.
DEST[255:0] $\leftarrow$ SRC[255:0]
Intel C/C++ Compiler Intrinsic Equivalent
MOVUPS __m128 _mm_loadu_ps(double * p)
MOVUPS void_mm_storeu_ps(double *p, __m128 a)
VMOVUPS __m256 _mm256_loadu_ps (__m256 * p);
VMOVUPS _mm256_storeu_ps(_m256 *p, _ـ ..... _m256 a);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4
Note treatment of \#AC varies; additionally
\#UDIf VEX.vvvv != 1111B.

## MOVZX—Move with Zero-Extend

| Opcode | Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF B6/r | MOVZX r16, r/m8 | A | Valid | Valid | Move byte to word with zero-extension. |
| OF B6 /r | MOVZX r32, r/m8 | A | Valid | Valid | Move byte to doubleword, zero-extension. |
| $\begin{aligned} & \text { REX.W + OF B6 } \\ & \text { /r } \end{aligned}$ | MOVZX r64, r/m8* | A | Valid | N.E. | Move byte to quadword, zero-extension. |
| OF B7 /r | $\begin{aligned} & \text { MOVZX г32, } \\ & \text { r/m16 } \end{aligned}$ | A | Valid | Valid | Move word to doubleword, zero-extension. |
| $\begin{aligned} & \text { REX.W + OF B7 } \\ & / r \end{aligned}$ | $\begin{aligned} & \text { MOVZX r64, } \\ & \text { r/m16 } \end{aligned}$ | A | Valid | N.E. | Move word to quadword, zero-extension. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if the REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Copies the contents of the source operand (register or memory location) to the destination operand (register) and zero extends the value. The size of the converted value depends on the operand-size attribute.
In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bit operands. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ ZeroExtend(SRC);

Flags Affected
None.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If a memory operand effective address is outside the $\mathrm{CS}, \mathrm{DS}$, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |

## MPSADBW - Compute Multiple Packed Sums of Absolute Difference

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3A 42 /г ib <br> MPSADBW xmm1, xmm2/m128, imm8 | A | V/V | SSE4_1 | Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in $x m m 1$ and $x m m 2 / m 128$ and writes the results in $x m m 1$. Starting offsets within $x m m 1$ and xmm2/m128 are determined by imm8. |
| VEX.NDS.128.66.0F3A.WIG $42 /$ / ib VMPSADBW xmm1, xmm2, xmm3/m128, imm8 | B | V/V | AVX | Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in $x m m 2$ and $x m m 3 / m 128$ and writes the results in xmm1. Starting offsets within $x m m 2$ and $x m m 3 / m 128$ аге determined by imm8. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

MPSADBW sums the absolute difference (SAD) of a pair of unsigned bytes for a group of 4 byte pairs, and produces 8 SAD results (one for each 4 byte-pairs) stored as 8 word integers in the destination operand (first operand). Each 4 byte pairs are selected from the source operand (first opeand) and the destination according to the bit fields specified in the immediate byte (third operand).

The immediate byte provides two bit fields:
SRC_OFFSET: the value of Imm8[1:0]*32 specifies the offset of the 4 sequential source bytes in the source operand.
DEST_OFFSET: the value of Imm8[2]*32 specifies the offset of the first of 8 groups of 4 sequential destination bytes in the destination operand. The next four destination bytes starts at DEST_OFFSET + 8, etc.

The SAD operation is repeated 8 times, each time using the same 4 source bytes but selecting the next group of 4 destination bytes starting at the next higher byte in the destination. Each 16-bit sum is written to destination.

128-bit Legacy SSE version: The first source and destination are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

If VMPSADBW is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

```
MPSADBW (128-bit Legacy SSE version)
SRC_OFFSET < imm8[1:0]*32
DEST_OFFSET < imm8[2]*32
DEST_BYTEO < DEST[DEST_OFFSET+7:DEST_OFFSET]
DEST_BYTE1 < DEST[DEST_OFFSET+15:DEST_OFFSET+8]
DEST_BYTE2 < DEST[DEST_OFFSET+23:DEST_OFFSET+16]
DEST_BYTE3 < DEST[DEST_OFFSET+31:DEST_OFFSET+24]
DEST_BYTE4 < DEST[DEST_OFFSET+39:DEST_OFFSET+32]
DEST_BYTE5 < DEST[DEST_OFFSET+47:DEST_OFFSET+40]
DEST_BYTE6 < DEST[DEST_OFFSET+55:DEST_OFFSET+48]
DEST_BYTE7 < DEST[DEST_OFFSET+63:DEST_OFFSET+56]
DEST_BYTE8 < DEST[DEST_OFFSET+71:DEST_OFFSET+64]
DEST_BYTE9 < DEST[DEST_OFFSET+79:DEST_OFFSET+72]
DEST_BYTE10 < DEST[DEST_OFFSET+87:DEST_OFFSET+80]
```

SRC_BYTEO $\leftarrow$ SRC[SRC_OFFSET+7:SRC_OFFSET]
SRC_BYTE1 < SRC[SRC_OFFSET+15:SRC_OFFSET+8]
SRC_BYTE2 $\leftarrow$ SRC[SRC_OFFSET+23:SRC_OFFSET+16]
SRC_BYTE3 < SRC[SRC_OFFSET+31:SRC_OFFSET+24]
TEMPO $\leftarrow$ ABS( DEST_BYTEO - SRC_BYTEO)
TEMP1 < ABS(DEST_BYTE1-SRC_BYTE1)
TEMP2 < ABS( DEST_BYTE2 - SRC_BYTE2)
TEMP3 < ABS( DEST_BYTE3 - SRC_BYTE3)
DEST[15:0] $\leftarrow$ TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO $\leftarrow$ ABS( DEST_BYTE1 - SRC_BYTEO)
TEMP1 $\leftarrow$ ABS( DEST_BYTE2 - SRC_BYTE1)
TEMP2 $\leftarrow$ ABS( DEST_BYTE3 - SRC_BYTE2)
TEMP3 < ABS( DEST_BYTE4 - SRC_BYTE3)
DEST[31:16] $\leftarrow$ TEMP0 + TEMP1 + TEMP2 + TEMP3

```
TEMPO < ABS(DEST_BYTE2 - SRC_BYTEO)
TEMP1 \leftarrow ABS(DEST_BYTE3 - SRC_BYTE1)
TEMP2 < ABS(DEST_BYTE4 - SRC_BYTE2)
TEMP3 < ABS(DEST_BYTE5 - SRC_BYTE3)
DEST[47:32] \leftarrow TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(DEST_BYTE3 - SRC_BYTEO)
TEMP1 < ABS(DEST_BYTE4 - SRC_BYTE1)
TEMP2 < ABS(DEST_BYTE5 - SRC_BYTE2)
TEMP3 < ABS(DEST_BYTE6 - SRC_BYTE3)
DEST[63:48] \leftarrow TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(DEST_BYTE4 - SRC_BYTEO)
TEMP1 < ABS(DEST_BYTE5 - SRC_BYTE1)
TEMP2 < ABS(DEST_BYTE6 - SRC_BYTE2)
TEMP3 < ABS(DEST_BYTE7 - SRC_BYTE3)
DEST[79:64] < TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(DEST_BYTE5 - SRC_BYTEO)
TEMP1 < ABS(DEST_BYTE6 - SRC_BYTE1)
TEMP2 < ABS(DEST_BYTE7 - SRC_BYTE2)
TEMP3 < ABS(DEST_BYTE8 - SRC_BYTE3)
DEST[95:80] \leftarrow TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(DEST_BYTE6 - SRC_BYTEO)
TEMP1 < ABS(DEST_BYTE7 - SRC_BYTE1)
TEMP2 < ABS(DEST_BYTE8 - SRC_BYTE2)
TEMP3 < ABS(DEST_BYTE9 - SRC_BYTE3)
DEST[111:96] & TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(DEST_BYTE7 - SRC_BYTEO)
TEMP1 \leftarrow ABS(DEST_BYTE8 - SRC_BYTE1)
TEMP2 \leftarrow ABS(DEST_BYTE9 - SRC_BYTE2)
TEMP3 < ABS(DEST_BYTE10-SRC_BYTE3)
DEST[127:112] \leftarrow TEMPO + TEMP1 + TEMP2 + TEMP3
DEST[VLMAX-1:128] (Unmodified)
VMPSADBW (VEX.128 encoded version)
SRC2_OFFSET < imm8[1:0]*32
SRC1_OFFSET < imm8[2]*32
SRC1_BYTEO < SRC1[SRC1_OFFSET+7:SRC1_OFFSET]
SRC1_BYTE1 < SRC1[SRC1_OFFSET+15:SRC1_OFFSET+8]
```

SRC1_BYTE2 $\leftarrow$ SRC1[SRC1_OFFSET+23:SRC1_OFFSET+16]
SRC1_BYTE3 $\leftarrow$ SRC1[SRC1_OFFSET+31:SRC1_OFFSET+24]
SRC1_BYTE4 $\leftarrow$ SRC1[SRC1_OFFSET+39:SRC1_OFFSET+32]
SRC1_BYTE5 $\leftarrow$ SRC1[SRC1_OFFSET+47:SRC1_OFFSET+40]
SRC1_BYTE6 $\leftarrow$ SRC1[SRC1_OFFSET+55:SRC1_OFFSET+48]
SRC1_BYTE7 $\leftarrow$ SRC1[SRC1_OFFSET+63:SRC1_OFFSET+56]
SRC1_BYTE8 $\leftarrow$ SRC1[SRC1_OFFSET+71:SRC1_OFFSET+64]
SRC1_BYTE9 $\leftarrow$ SRC1[SRC1_OFFSET+79:SRC1_OFFSET+72]
SRC1_BYTE10 $\leftarrow$ SRC1[SRC1_OFFSET+87:SRC1_OFFSET+80]
SRC2_BYTEO < SRC2[SRC2_OFFSET+7:SRC2_OFFSET]
SRC2_BYTE1 < SRC2[SRC2_OFFSET+15:SRC2_OFFSET+8]
SRC2_BYTE2 < SRC2[SRC2_OFFSET+23:SRC2_OFFSET+16]
SRC2_BYTE3 < SRC2[SRC2_OFFSET+31:SRC2_OFFSET+24]

TEMPO $\leftarrow$ ABS(SRC1_BYTEO - SRC2_BYTEO)
TEMP1 $\leftarrow$ ABS(SRC1_BYTE1 - SRC2_BYTE1)
TEMP2 < ABS(SRC1_BYTE2 - SRC2_BYTE2)
TEMP3 < ABS(SRC1_BYTE3-SRC2_BYTE3)
DEST[15:0] $\leftarrow$ TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO $\leftarrow$ ABS(SRC1_BYTE1 - SRC2_BYTEO)
TEMP1 $\leftarrow$ ABS(SRC1_BYTE2 - SRC2_BYTE1)
TEMP2 $\leftarrow$ ABS(SRC1_BYTE3-SRC2_BYTE2)
TEMP3 < ABS(SRC1_BYTE4 - SRC2_BYTE3)
DEST[31:16] $\leftarrow$ TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO $\leftarrow$ ABS(SRC1_BYTE2 - SRC2_BYTEO)
TEMP1 < ABS(SRC1_BYTE3-SRC2_BYTE1)
TEMP2 $\leftarrow$ ABS(SRC1_BYTE4 - SRC2_BYTE2)
TEMP3 < ABS(SRC1_BYTE5 - SRC2_BYTE3)
DEST[47:32] $\leftarrow$ TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO $\leftarrow$ ABS(SRC1_BYTE3 - SRC2_BYTEO)
TEMP1 < ABS(SRC1_BYTE4 - SRC2_BYTE1)
TEMP2 $\leftarrow$ ABS(SRC1_BYTE5 - SRC2_BYTE2)
TEMP3 $\leftarrow$ ABS(SRC1_BYTE6 - SRC2_BYTE3)
DEST[63:48] $\leftarrow$ TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO $\leftarrow$ ABS(SRC1_BYTE4 - SRC2_BYTEO)
TEMP1 < ABS(SRC1_BYTE5-SRC2_BYTE1)
TEMP2 < ABS(SRC1_BYTE6 - SRC2_BYTE2)
TEMP3 $\leftarrow$ ABS(SRC1_BYTE7 - SRC2_BYTE3)
DEST[79:64] $\leftarrow$ TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO $\leftarrow$ ABS(SRC1_BYTE5 - SRC2_BYTEO)
TEMP1 $\leftarrow$ ABS(SRC1_BYTE6 - SRC2_BYTE1)
TEMP2 < ABS(SRC1_BYTE7-SRC2_BYTE2)

```
TEMP3 < ABS(SRC1_BYTE8 - SRC2_BYTE3)
DEST[95:80] < TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(SRC1_BYTE6 - SRC2_BYTEO)
TEMP1 \leftarrow ABS(SRC1_BYTE7 - SRC2_BYTE1)
TEMP2 < ABS(SRC1_BYTE8 - SRC2_BYTE2)
TEMP3 < ABS(SRC1_BYTE9 - SRC2_BYTE3)
DEST[111:96] \leftarrow TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(SRC1_BYTE7 - SRC2_BYTEO)
TEMP1 < ABS(SRC1_BYTE8-SRC2_BYTE1)
TEMP2 < ABS(SRC1_BYTE9 - SRC2_BYTE2)
TEMP3 < ABS(SRC1_BYTE10-SRC2_BYTE3)
DEST[127:112] \leftarrow TEMPO + TEMP1 + TEMP2 + TEMP3
DEST[VLMAX-1:128] \leftarrow0
Intel C/C++ Compiler Intrinsic Equivalent
MPSADBW __m128i _mm_mpsadbw_epu8 (__m128i s1,__m128i s2, const int mask);
Flags Affected
None
Other Exceptions
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
```


## MUL-Unsigned Multiply

| Opcode | Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F6 /4 | MUL r/m8 | A | Valid | Valid | Unsigned multiply $(\mathrm{AX} \leftarrow \mathrm{AL}$ * r/m8). |
| REX + F6 /4 | MUL $\quad$ //m8* | A | Valid | N.E. | Unsigned multiply $(\mathrm{AX} \leftarrow \mathrm{AL}$ * r/m8). |
| F7 /4 | MUL r/m16 | A | Valid | Valid | Unsigned multiply (DX:AX $\leftarrow$ AX * r/m16). |
| F7 /4 | MUL r/m32 | A | Valid | Valid | Unsigned multiply (EDX:EAX $\leftarrow E A X * r / m 32$ ). |
| REX.W + F7 /4 | MUL r/m64 | A | Valid | N.E. | Unsigned multiply (RDX:RAX $\leftarrow R A X * r / m 64$ |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (r) | NA | NA | NA |

## Description

Performs an unsigned multiplication of the first operand (destination operand) and the second operand (source operand) and stores the result in the destination operand. The destination operand is an implied operand located in register $A L, A X$ or EAX (depending on the size of the operand); the source operand is located in a general-purpose register or a memory location. The action of this instruction and the location of the result depends on the opcode and the operand size as shown in Table 3-66.

The result is stored in register $A X$, register pair $D X: A X$, or register pair EDX:EAX (depending on the operand size), with the high-order bits of the product contained in register AH, DX, or EDX, respectively. If the high-order bits of the product are 0 , the CF and OF flags are cleared; otherwise, the flags are set.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits.
See the summary chart at the beginning of this section for encoding data and limits.

Table 3-66. MUL Results

| Operand Size | Source 1 | Source 2 | Destination |
| :--- | :--- | :--- | :--- |
| Byte | AL | r/m8 | AX |
| Word | AX | r/m16 | DX:AX |
| Doubleword | EAX | r/m32 | EDX:EAX |
| Quadword | RAX | r/m64 | $R D X: R A X$ |

## Operation

```
If (Byte operation)
    THEN
        \(A X \leftarrow A L * S R C ;\)
    ELSE (* Word or doubleword operation *)
            IF OperandSize \(=16\)
                THEN
            \(D X: A X \leftarrow A X * S R C ;\)
        ELSE IF OperandSize \(=32\)
            THEN EDX:EAX \(\leftarrow E A X * S R C ; ~ F I ;\)
        ELSE (* OperandSize \(=64\) *)
            \(R D X: R A X \leftarrow R A X * S R C ;\)
        FI;
```

Fl ;

## Flags Affected

The OF and CF flags are set to 0 if the upper half of the result is 0 ; otherwise, they are set to 1 . The SF, ZF, AF, and PF flags are undefined.

## Protected Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. <br> If the DS, ES, FS, or GS register contains a NULL segment <br> selector. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory |  |
| reference is made while the current privilege level is 3. |  |

Real-Address Mode Exceptions

| \#GP | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS | If a memory operand effective address is outside the SS <br> segment limit. |
| \#UD | If the LOCK prefix is used. |

## Virtual-8086 Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |

## MULPD-Multiply Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 59 /г <br> MULPD xmm1, xmm2/m128 | A | V/V | SSE2 | Multiply packed doubleprecision floating-point values in xmm2/m128 by xmm1. |
| VEX.NDS.128.66.0F.WIG 59 /r VMULPD xmm1,xmm2, xmm3/m128 | B | V/V | AVX | Multiply packed doubleprecision floating-point values from xmm3/mem to xmm2 and stores result in xmm1. |
| VEX.NDS.256.66.0F.WIG 59 /г VMULPD ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Multiply packed doubleprecision floating-point values from ymm3/mem to ymm2 and stores result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD multiply of the two or four packed double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the Intel ${ }^{\circledR}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

MULPD (128-bit Legacy SSE version)
DEST[63:0] \& DEST[63:0] * SRC[63:0]
DEST[127:64] < DEST[127:64] * SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)

```
VMULPD (VEX. 128 encoded version)
DEST[63:0] \(\leftarrow\) SRC1[63:0] * SRC2[63:0]
DEST[127:64] < SRC1[127:64] * SRC2[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)
```

VMULPD (VEX. 256 encoded version)
DEST[63:0] $\leftarrow$ SRC1[63:0] * SRC2[63:0]
DEST[127:64] < SRC1[127:64] * SRC2[127:64]
DEST[191:128] $\leqslant \operatorname{SRC1}[191: 128]$ * SRC2[191:128]
DEST[255:192] $\leftarrow ~ S R C 1[255: 192] ~ * ~ S R C 2[255: 192] ~$

Intel C/C++ Compiler Intrinsic Equivalent
MULPD __m128d _mm_mul_pd (m128d a, m128d b)
VMULPD __m256d _mm256_mul_pd (__m256d a, __m256d b);
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 2

## MULPS—Multiply Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 59 /r MULPS xmm1, xmm2/m128 | A | V/V | SSE | Multiply packed singleprecision floating-point values in xmm2/mem by xmm1. |
| VEX.NDS.128.0F.WIG 59 /г VMULPS $x m m 1, x m m 2, x m m 3 / m 128$ | B | V/V | AVX | Multiply packed singleprecision floating-point values from xmm3/mem to xmm2 and stores result in xmm1. |
| VEX.NDS.256.0F.WIG 59 /г VMULPS ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Multiply packed singleprecision floating-point values from ymm3/mem to ymm2 and stores result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD multiply of the four packed single-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the packed single-precision floating-point results in the destination operand. See Figure 10-5 in the Inte $\mathbb{B} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD single-precision floatingpoint operation.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

MULPS (128-bit Legacy SSE version)
DEST[31:0] $\leftarrow$ SRC1[31:0] * SRC2[31:0]
DEST[63:32] $\leftarrow \operatorname{SRC1}[63: 32]$ * SRC2[63:32]
DEST[95:64] < SRC1[95:64] * SRC2[95:64]
DEST[127:96] \& SRC1[127:96] * SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)

## VMULPS (VEX. 128 encoded version)

DEST[31:0] $\leftarrow$ SRC1[31:0] * SRC2[31:0]
DEST[63:32] < SRC1[63:32] * SRC2[63:32]
DEST[95:64] $\leftarrow$ SRC1[95:64] * SRC2[95:64]
DEST[127:96] \& SRC1[127:96] * SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMULPS (VEX. 256 encoded version)

DEST[31:0] $\leftarrow$ SRC1[31:0] * SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] * SRC2[63:32]
DEST[95:64] < SRC1[95:64] * SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] * SRC2[127:96]
DEST[159:128] < SRC1[159:128] * SRC2[159:128]
DEST[191:160] < SRC1[191:160] * SRC2[191:160]
DEST[223:192] $\leqslant$ SRC1[223:192] * SRC2[223:192]
DEST[255:224] \& SRC1[255:224] * SRC2[255:224].

Intel C/C++ Compiler Intrinsic Equivalent
MULPS __m128 _mm_mul_ps(__m128 a,__m128 b)
VMULPS __m256 _mm256_mul_ps (__m256 a, __m256 b);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 2

## MULSD-Multiply Scalar Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF 59 /r <br> MULSD xmm1, xmm2/m64 | A | V/V | SSE2 | Multiply the low doubleprecision floating-point value in xmm2/mem64 by low double-precision floating-point value in xmm1. |
| VEX.NDS.LIG.F2.0F.WIG 59/г VMULSD xmm1,xmm2, xmm3/m64 | B | V/V | AVX | Multiply the low doubleprecision floating-point value in xmm3/mem64 by low double precision floating-point value in xmm2. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Multiplies the low double-precision floating-point value in the source operand (second operand) by the low double-precision floating-point value in the destination operand (first operand), and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the Intel ${ }^{\circledR} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

MULSD (128-bit Legacy SSE version)
DEST[63:0] < DEST[63:0] * SRC[63:0]
DEST[VLMAX-1:64] (Unmodified)
VMULSD (VEX. 128 encoded version)
DEST[63:0] $\leftarrow$ SRC1[63:0] * SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
MULSD __m128d _mm_mul_sd (m128d a, m128d b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 3

## MULSS-Multiply Scalar Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 59 /r MULSS xmm1, xmm2/m32 | A | V/V | SSE | Multiply the low singleprecision floating-point value in $x m m 2 / m e m$ by the low single-precision floating-point value in xmm1. |
| VEX.NDS.LIG.F3.0F.WIG 59 /г VMULSS xmm1,xmm2, xmm3/m32 | B | V/V | AVX | Multiply the low singleprecision floating-point value in $x \mathrm{~mm} 3 / \mathrm{mem}$ by the low single-precision floatingpoint value in $\mathrm{xmm2}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Multiplies the low single-precision floating-point value from the source operand (second operand) by the low single-precision floating-point value in the destination operand (first operand), and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel $®$ 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15)

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

## MULSS (128-bit Legacy SSE version)

```
DEST[31:0] < DEST[31:0] * SRC[31:0]
DEST[VLMAX-1:32] (Unmodified)
VMULSS (VEX. }128\mathrm{ encoded version)
DEST[31:0] < SRC1[31:0] * SRC2[31:0]
DEST[127:32] < SRC1[127:32]
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
MULSS __m128 _mm_mul_ss(__m128 a,__m128 b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 3
```

MWAIT-Monitor Wait

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \hline \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ <br> Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 01 C9 | MWAIT | A | Valid | Valid | A hint that allow the processor to stop instruction execution and enter an implementationdependent optimized state until occurrence of a class of events. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

MWAIT instruction provides hints to allow the processor to enter an implementationdependent optimized state. There are two principal targeted usages: address-range monitor and advanced power management. Both usages of MWAIT require the use of the MONITOR instruction.
A CPUID feature flag (ECX bit 3; CPUID executed EAX $=1$ ) indicates the availability of MONITOR and MWAIT in the processor. When set, MWAIT may be executed only at privilege level 0 (use at any other privilege level results in an invalid-opcode exception). The operating system or system BIOS may disable this instruction by using the IA32_MISC_ENABLE MSR; disabling MWAIT clears the CPUID feature flag and causes execution to generate an illegal opcode exception.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## MWAIT for Address Range Monitoring

For address-range monitoring, the MWAIT instruction operates with the MONITOR instruction. The two instructions allow the definition of an address at which to wait (MONITOR) and a implementation-dependent-optimized operation to commence at the wait address (MWAIT). The execution of MWAIT is a hint to the processor that it can enter an implementation-dependent-optimized state while waiting for an event or a store operation to the address range armed by MONITOR.

ECX specifies optional extensions for the MWAIT instruction. EAX may contain hints such as the preferred optimized state the processor should enter.

For Pentium 4 processors (CPUID signature family 15 and model 3), non-zero values for EAX and ECX are reserved. Later processors defined ECX=1 as a valid extension (see below).

The following cause the processor to exit the implementation-dependent-optimized state: a store to the address range armed by the MONITOR instruction, an NMI or SMI, a debug exception, a machine check exception, the BINIT\# signal, the INIT\# signal, and the RESET\# signal. Other implementation-dependent events may also cause the processor to exit the implementation-dependent-optimized state.

In addition, an external interrupt causes the processor to exit the implementation-dependent-optimized state if either (1) the interrupt would be delivered to software (e.g., if HLT had been executed instead of MWAIT); or (2) ECX[0] = 1. Implementa-tion-specific conditions may result in an interrupt causing the processor to exit the implementation-dependent-optimized state even if interrupts are masked and $\mathrm{ECX}[0]=0$.

Following exit from the implementation-dependent-optimized state, control passes to the instruction following the MWAIT instruction. A pending interrupt that is not masked (including an NMI or an SMI) may be delivered before execution of that instruction. Unlike the HLT instruction, the MWAIT instruction does not support a restart at the MWAIT instruction following the handling of an SMI.

If the preceding MONITOR instruction did not successfully arm an address range or if the MONITOR instruction has not been executed prior to executing MWAIT, then the processor will not enter the implementation-dependent-optimized state. Execution will resume at the instruction following the MWAIT.

## MWAIT for Power Management

MWAIT accepts a hint and optional extension to the processor that it can enter a specified target C state while waiting for an event or a store operation to the address range armed by MONITOR. Support for MWAIT extensions for power management is indicated by CPUID.05H.ECX[0] reporting 1.
EAX and ECX will be used to communicate the additional information to the MWAIT instruction, such as the kind of optimized state the processor should enter. ECX specifies optional extensions for the MWAIT instruction. EAX may contain hints such as the preferred optimized state the processor should enter. Implementation-specific conditions may cause a processor to ignore the hint and enter a different optimized state. Future processor implementations may implement several optimized "waiting" states and will select among those states based on the hint argument.

Table 3-67 describes the meaning of ECX and EAX registers for MWAIT extensions.
Table 3-67. MWAIT Extension Register (ECX)

| Bits | Description |
| :--- | :--- |
| 0 | Treat masked interrupts as break events (e.g., if EFLAGS.IF=0). May be set <br> only if CPUID.01H:ECX.MONITOR[bit 3] = 1. |
| $31: 1$ | Reserved |

Table 3-68. MWAIT Hints Register (EAX)

| Bits | Description <br> $3: 0$ |
| :--- | :--- |
| $7: 4$ | Target C-state* <br> Value of O means C1; 1 means C2 and so on <br> Value of 01111B means CO |
| Note: Target C states for MWAIT extensions are processor-specific C- <br> states, not ACPI C-states |  |
| $31: 8$ | Reserved |

Note that if MWAIT is used to enter any of the C-states that are numerically higher than C1, a store to the address range armed by the MONITOR instruction will cause the processor to exit MWAIT only if the store was originated by other processor agents. A store from non-processor agent might not cause the processor to exit MWAIT in such cases.

For additional details of MWAIT extensions, see Chapter 14, "Power and Thermal Management," of InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## Operation

(* MWAIT takes the argument in EAX as a hint extension and is architected to take the argument in ECX as an instruction extension MWAIT EAX, ECX *)
\{
WHILE ( ("Monitor Hardware is in armed state")) \{
implementation_dependent_optimized_state(EAX, ECX); \}
Set the state of Monitor Hardware as triggered;
\}
Intel C/C++ Compiler Intrinsic Equivalent
MWAIT void _mm_mwait(unsigned extensions, unsigned hints)

## Example

MONITOR/MWAIT instruction pair must be coded in the same loop because execution of the MWAIT instruction will trigger the monitor hardware. It is not a proper usage to execute MONITOR once and then execute MWAIT in a loop. Setting up MONITOR without executing MWAIT has no adverse effects.

Typically the MONITOR/MWAIT pair is used in a sequence, such as:
EAX = Logical Address(Trigger)
ECX = 0 (*Hints *)

```
EDX = 0 (* Hints *)
IF ( !trigger_store_happened) {
    MONITOR EAX, ECX, EDX
    IF ( !trigger_store_happened ) {
        MWAIT EAX, ECX
    }
}
```

The above code sequence makes sure that a triggering store does not happen between the first check of the trigger and the execution of the monitor instruction. Without the second check that triggering store would go un-noticed. Typical usage of MONITOR and MWAIT would have the above code sequence within a loop.

Numeric Exceptions
None
Protected Mode Exceptions

| $\# G P(0)$ | If ECX[31:1] $\neq 0$. |
| :--- | :--- |
|  | If ECX[0] $=1$ and CPUID.05H:ECX[bit 3] $=0$. |
| $\# U D$ | If CPUID.01H:ECX.MONITOR[bit 3] $=0$. |
|  | If current privilege level is not 0. |

Real Address Mode Exceptions

| \#GP | If ECX[31:1] $=0$. |
| :--- | :--- |
|  | If ECX[0] $=1$ and CPUID.05H:ECX[bit 3] $=0$. |
| \#UD | If CPUID.01H:ECX.MONITOR[bit 3] $=0$. |

Virtual 8086 Mode Exceptions
\#UD The MWAIT instruction is not recognized in virtual-8086 mode (even if CPUID.01H:ECX.MONITOR[bit 3] = 1).

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#GP(0) | If RCX[63:1] $\neq 0$. |
| :--- | :--- |
| \#UD | If RCX[0]=1 and CPUID.05H:ECX[bit 3] $=0$. |
|  | If the current privilege level is not 0. |
|  | If CPUID.01H:ECX.MONITOR[bit 3] $=0$. |

CHAPTER 4 INSTRUCTION SET REFERENCE, N-Z

### 4.1 IMM8 CONTROL BYTE OPERATION FOR PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM

The notations introduced in this section are referenced in the reference pages of PCMPESTRI, PCMPESTRM, PCMPISTRI, PCMPISTRM. The operation of the immediate control byte is common to these four string text processing instructions of SSE4.2. This section describes the common operations.

### 4.1.1 General Description

The operation of PCMPESTRI, PCMPESTRM, PCMPISTRI, PCMPISTRM is defined by the combination of the respective opcode and the interpretation of an immediate control byte that is part of the instruction encoding.
The opcode controls the relationship of input bytes/words to each other (determines whether the inputs terminated strings or whether lengths are expressed explicitly) as well as the desired output (index or mask).
The Imm8 Control Byte for PCMPESTRM/PCMPESTRI/PCMPISTRM/PCMPISTRI encodes a significant amount of programmable control over the functionality of those instructions. Some functionality is unique to each instruction while some is common across some or all of the four instructions. This section describes functionality which is common across the four instructions.
The arithmetic flags (ZF, CF, SF, OF, AF, PF) are set as a result of these instructions. However, the meanings of the flags have been overloaded from their typical meanings in order to provide additional information regarding the relationships of the two inputs.
PCMPxSTRx instructions perform arithmetic comparisons between all possible pairs of bytes or words, one from each packed input source operand. The boolean results of those comparisons are then aggregated in order to produce meaningful results. The Imm8 Control Byte is used to affect the interpretation of individual input elements as well as control the arithmetic comparisons used and the specific aggregation scheme.
Specifically, the Imm8 Control Byte consists of bit fields that control the following attributes:

- Source data format - Byte/word data element granularity, signed or unsigned elements
- Aggregation operation - Encodes the mode of per-element comparison operation and the aggregation of per-element comparisons into an intermediate result
- Polarity - Specifies intermediate processing to be performed on the intermediate result
- Output selection - Specifies final operation to produce the output (depending on index or mask) from the intermediate result


### 4.1.2 Source Data Format

Table 4-1. Source Data Format

| Imm8[1:0] | Meaning | Description |
| :--- | :--- | :--- |
| 00b | Unsigned bytes | Both 128-bit sources are treated as packed, unsigned <br> bytes. |
| 01b | Unsigned words | Both 128-bit sources are treated as packed, unsigned <br> words. |
| 10b | Signed bytes | Both 128-bit sources are treated as packed, signed bytes. |
| 11b | Signed words | Both 128-bit sources are treated as packed, signed words. |

If the Imm8 Control Byte has bit[0] cleared, each source contains 16 packed bytes. If the bit is set each source contains 8 packed words. If the Imm8 Control Byte has bit[1] cleared, each input contains unsigned data. If the bit is set each source contains signed data.

### 4.1.3 Aggregation Operation

Table 4-2. Aggregation Operation

| Imm8[3:2] | Mode | Comparison |
| :--- | :--- | :--- |
| 00b | Equal any | The arithmetic comparison is "equal." |
| 01b | Ranges | Arithmetic comparison is "greater than or equal" between <br> even indexed bytes/words of reg and each byte/word of <br> reg/mem. <br> Arithmetic comparison is "less than or equal" between odd <br> indexed bytes/words of reg and each byte/word of reg/mem. <br> (reg/mem[m] >= reg[n] for $n=$ even, reg/mem[m] < reg[n] <br> for $n=$ odd) |
| 10b | Equal each | The arithmetic comparison is "equal." <br> 11b |
| Equal ordered | The arithmetic comparison is "equal." |  |

All 256 (64) possible comparisons are always performed. The individual Boolean results of those comparisons are referred by "BoolRes[Reg/Mem element index, Reg element index]." Comparisons evaluating to "True" are represented with a 1, False with a 0 (positive logic). The initial results are then aggregated into a 16-bit (8-bit) intermediate result (IntRes1) using one of the modes described in the table below, as determined by Imm8 Control Byte bit[3:2].

See Section 4.1.6 for a description of the overrideIfDataInvalid() function used in Table 4-3.

Table 4-3. Aggregation Operation

| Mode | Pseudocode |
| :---: | :---: |
| Equal any <br> (find characters from a set) | ```UpperBound = imm8[0] ? 7 : 15; IntRes1 = 0; For j = 0 to UpperBound, j++ For i = 0 to UpperBound, i++ IntRes1[j] OR= overridelfDatalnvalid(BooIRes[j,i])``` |
| Ranges <br> (find characters from ranges) | ```UpperBound = imm8[0] ? 7:15; IntRes1 = 0; For j = 0 to UpperBound, j++ For i = 0 to UpperBound, i+=2 IntRes1[j] OR= (overridelfDatalnvalid(BoolRes[j,i]) AND overridelfDatalnvalid(BooIRes[j,i+1]))``` |
| Equal each <br> (string compare) | ```UpperBound = imm8[0] ? 7 : 15; IntRes1 = 0; For i = 0 to UpperBound, i++ IntRes1[i] = overridelfDatalnvalid(BooIRes[i,i])``` |
| Equal ordered (substring search) | UpperBound = imm8[0] ? $7: 15$; <br> IntRes1 = imm8[0]? 0xFF: 0xFFFF <br> For $\mathrm{j}=0$ to UpperBound, $\mathrm{j}^{++}$ <br> For $\mathrm{i}=0$ to UpperBound-j, $\mathrm{k}=\mathrm{j}$ to UpperBound, $\mathrm{k}++, \mathrm{i}++$ <br> IntRes1[j] AND= overridelfDatalnvalid(BoolRes[k,i]) |

### 4.1.4 Polarity

IntRes1 may then be further modified by performing a 1's compliment, according to the value of the Imm8 Control Byte bit[4]. Optionally, a mask may be used such that only those IntRes1 bits which correspond to "valid" reg/mem input elements are complimented (note that the definition of a valid input element is dependant on the specific opcode and is defined in each opcode's description). The result of the possible negation is referred to as IntRes2.

Table 4-4. Polarity

| Imm8[5:4] | Operation | Description |
| :--- | :--- | :--- |
| 00b | Positive Polarity $(+)$ | IntRes2 $=$ IntRes1 |
| 01b | Negative Polarity $(-)$ | IntRes2 $=-1$ XOR IntRes1 |
| 10b | Masked $(+)$ | IntRes2 $=$ IntRes1 |
| 11b | Masked $(-)$ | IntRes2[i] $=\operatorname{IntRes1[i]~if~reg/mem[i]~invalid,~else~}=$ |
|  |  | $\sim \operatorname{IntRes1[i]~}$ |

### 4.1.5 Output Selection

Table 4-5. Ouput Selection

| Imm8[6] | Operation | Description |
| :--- | :--- | :--- |
| Ob | Least significant index | The index returned to ECX is of the least significant set bit in <br> IntRes2. |
| 1b | Most significant index | The index returned to ECX is of the most significant set bit in <br> IntRes2. |

For PCMPESTRI/PCMPISTRI, the Imm8 Control Byte bit[6] is used to determine if the index is of the least significant or most significant bit of IntRes2.

Table 4-6. Output Selection

| Imm8[6] | Operation | Description |
| :--- | :--- | :--- |
| Ob | Bit mask | IntRes2 is returned as the mask to the least significant bits of <br> XMMO with zero extension to 128 bits. |
| 1b | Byte/word mask | IntRes2 is expanded into a byte/word mask (based on imm8[1]) <br> and placed in XMMO. The expansion is performed by replicating <br> each bit into all of the bits of the byte/word of the same index. |

Specifically for PCMPESTRM/PCMPISTRM, the Imm8 Control Byte bit[6] is used to determine if the mask is a 16 (8) bit mask or a 128 bit byte/word mask.

### 4.1.6 Valid/Invalid Override of Comparisons

PCMPxSTRx instructions allow for the possibility that an end-of-string (EOS) situation may occur within the 128-bit packed data value (see the instruction descriptions below for details). Any data elements on either source that are determined to be past the EOS are considered to be invalid, and the treatment of invalid data within a comparison pair varies depending on the aggregation function being performed.

In general, the individual comparison result for each element pair BoolRes[i.j] can be forced true or false if one or more elements in the pair are invalid. See Table 4-7.

Table 4-7. Comparison Result for Each Element Pair BoolRes[i.j]

| xmm1 <br> byte/ word | $\begin{array}{\|l\|} \hline \text { xmm2/ } \\ \text { m128 } \\ \text { byte/word } \end{array}$ | $\begin{aligned} & \hline \text { Imm8[3:2] = } \\ & \text { 00b } \\ & \text { (equal any) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Imm8[3:2]= } \\ & \text { 01b } \\ & \text { (ranges) } \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline \text { Imm8[3:2] = } \\ \text { 10b } \\ \text { (equal each) } \\ \hline \end{array}$ | $\begin{aligned} & \text { Imm8[3:2] = 11b } \\ & \text { (equal ordered) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Invalid | Invalid | Force false | Force false | Force true | Force true |
| Invalid | Valid | Force false | Force false | Force false | Force true |
| Valid | Invalid | Force false | Force false | Force false | Force false |
| Valid | Valid | Do not force | Do not force | Do not force | Do not force |

### 4.1.7 Summary of Im8 Control byte

Table 4-8. Summary of Imm8 Control Byte

| Imm8 | Description |
| :---: | :---: |
| -------0b | 128-bit sources treated as 16 packed bytes. |
| -------1b | 128-bit sources treated as 8 packed words. |
| ------0-b | Packed bytes/words are unsigned. |
| ------1-b | Packed bytes/words are signed. |
| ----00--b | Mode is equal any. |
| ----01--b | Mode is ranges. |
| ----10--b | Mode is equal each. |
| ----11--b | Mode is equal ordered. |
| ---0----b | IntRes1 is unmodified. |
| ---1----b | IntRes1 is negated (1's compliment). |
| --0-----b | Negation of IntRes1 is for all 16 (8) bits. |
| --1-----b | Negation of IntRes1 is masked by reg/mem validity. |
| -0------b | Index of the least significant, set, bit is used (regardless of corresponding input element validity). |
|  | IntRes2 is returned in least significant bits of XMMO. |
| -1------b | Index of the most significant, set, bit is used (regardless of corresponding input element validity). |
|  | Each bit of IntRes2 is expanded to byte/word. |
| 0-------b | This bit currently has no defined effect, should be 0 . |
| 1-------b | This bit currently has no defined effect, should be 0 . |

### 4.1.8 Diagram Comparison and Aggregation Process



Figure 4-1. Operation of PCMPSTRx and PCMPESTRx

### 4.2 INSTRUCTIONS (N-Z)

Chapter 4 continues an alphabetical discussion of Intel ${ }^{\circledR} 64$ and IA-32 instructions ( $\mathrm{N}-\mathrm{Z}$ ). See also: Chapter 3, "Instruction Set Reference, $\mathrm{A}-\mathrm{M}$," in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A.

## NEG-Two's Complement Negation

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F6 /3 | NEG $\mathrm{r} / \mathrm{m} 8$ | A | Valid | Valid | Two's complement negate r/m8. |
| $R E X+F 6 / 3$ | NEG r/m8* | A | Valid | N.E. | Two's complement negate r/m8. |
| F7 13 | NEG r/m16 | A | Valid | Valid | Two's complement negate r/m16. |
| F7 13 | NEG r/m32 | A | Valid | Valid | Two's complement negate r/m32. |
| REX.W + F7 /3 | NEG r/m64 | A | Valid | N.E. | Two's complement negate r/m64. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m $(r, w)$ | NA | NA | NA |

## Description

Replaces the value of operand (the destination operand) with its two's complement. (This operation is equivalent to subtracting the operand from 0.) The destination operand is located in a general-purpose register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

```
IF DEST = 0
    THEN CF }\leftarrow0
    ELSE CF \leftarrow 1;
FI;
DEST}\leftarrow[-(DEST)
```


## Flags Affected

The CF flag set to 0 if the source operand is 0 ; otherwise it is set to 1 . The OF, SF, ZF, AF , and PF flags are set according to the result.

Protected Mode Exceptions

| \#GP(0) | If the destination is located in a non-writable segment. <br> If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| :--- | :--- |
| If the DS, ES, FS, or GS register contains a NULL segment |  |
| selector. |  |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used but the destination is not a memory <br> operand. |

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Virtual-8086 Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Compatibility Mode Exceptions

Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) For a page fault.
\#AC(0)
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## NOP-No Operation

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode <br> O | Compat/ <br> Leg Mode <br> NOP | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF 1F $/ 0$ | NOP r/m16 | B | Valid | Valid | One byte no-operation <br> instruction. |
| OF 1F $/ 0$ | NOP r/m32 | B | Valid | Valid | Multi-byte no-operation <br> instruction. <br> Multi-byte no-operation <br> instruction. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |
| B | ModRM:r/m (r) | NA | NA | NA |

## Description

This instruction performs no operation. It is a one-byte or multi-byte NOP that takes up space in the instruction stream but does not impact machine context, except for the EIP register.

The multi-byte form of NOP is available on processors with model encoding:

## - CPUID.01H.EAX[Bytes 11:8] = 0110B or 1111B

The multi-byte NOP instruction does not alter the content of a register and will not issue a memory operation. The instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

The one-byte NOP instruction is an alias mnemonic for the XCHG (E)AX, (E)AX instruction.

The multi-byte NOP instruction performs no operation on supported processors and generates undefined opcode exception on processors that do not support the multibyte NOP instruction.

The memory operand form of the instruction allows software to create a byte sequence of "no operation" as one instruction. For situations where multiple-byte NOPs are needed, the recommended operations (32-bit mode and 64-bit mode) are:

Table 4-9. Recommended Multi-Byte Sequence of NOP Instruction

| Length | Assembly | Byte Sequence |
| :---: | :---: | :---: |
| 2 bytes | 66 NOP | 6690 H |
| 3 bytes | NOP DWORD ptr [EAX] | OF 1 FOOH |
| 4 bytes | NOP DWORD ptr [EAX + OOH] | OF 1F 4000 H |
| 5 bytes | NOP DWORD ptr [EAX + EAX* $1+00 \mathrm{H}]$ | OF 1F 440000 H |
| 6 bytes | 66 NOP DWORD ptr [EAX + EAX* $1+00 \mathrm{H}$ ] | 66 OF 1F 440000 H |
| 7 bytes | NOP DWORD ptr [EAX + 00000000H] | OF 1F 8000000000 H |
| 8 bytes | NOP DWORD ptr [EAX + EAX* $1+00000000 \mathrm{H}$ ] | OF 1F 840000000000 H |
| 9 bytes | 66 NOP DWORD ptr [EAX + EAX*1 + 00000000H] | ```66 OF 1F 8400 00 00 00 OOH``` |

Flags Affected
None.

Exceptions (All Operating Modes)
\#UD
If the LOCK prefix is used.

## NOT-One's Complement Negation

| Opcode | Instruction | Op/ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F6 /2 | NOT r/m8 | A | Valid | Valid | Reverse each bit of $/ / \mathrm{m} 8$. |
| REX + F6 /2 | NOT r/m8* | A | Valid | N.E. | Reverse each bit of $\mathrm{r} / \mathrm{m8}$. |
| F7 12 | NOT r/m16 | A | Valid | Valid | Reverse each bit of $/ / m 16$. |
| F7 12 | NOT r/m32 | A | Valid | Valid | Reverse each bit of $/ / \mathrm{m} 32$. |
| REX.W + F7 /2 | NOT r/m64 | A | Valid | N.E. | Reverse each bit of $\Gamma / m 64$. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m $(r, w)$ | NA | NA | NA |

## Description

Performs a bitwise NOT operation (each 1 is set to 0 , and each 0 is set to 1 ) on the destination operand and stores the result in the destination operand location. The destination operand can be a register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ NOT DEST;

## Flags Affected

None.

## Protected Mode Exceptions

\#GP(0)
If the destination operand points to a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment selector.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used but the destination is not a memory <br> operand. |

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Virtual-8086 Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Compatibility Mode Exceptions

Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| If the LOCK prefix is used but the destination is not a memory |  |
| operand. |  |

OR-Logical Inclusive OR

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OC ib | OR AL, imm8 | A | Valid | Valid | AL OR imm8. |
| OD iw | OR AX, imm16 | A | Valid | Valid | AX OR imm16. |
| OD id | OR EAX, imm32 | A | Valid | Valid | EAX OR imm32. |
| REX.W + OD id | OR RAX, imm32 | A | Valid | N.E. | RAX OR imm32 (signextended). |
| $80 / 1$ ib | OR r/m8, imm8 | B | Valid | Valid | r/m8 OR imm8. |
| REX + $80 / 1 \mathrm{ib}$ | OR r/m8*, imm8 | B | Valid | N.E. | r/m8 OR imm8. |
| $81 / 1 \mathrm{iw}$ | OR r/m16, imm16 | B | Valid | Valid | r/m16 OR imm16. |
| $81 / 1$ id | OR r/m32, imm32 | B | Valid | Valid | r/m32 OR imm32. |
| $\begin{aligned} & \text { REX.W + } 81 / 1 \\ & \text { id } \end{aligned}$ | OR r/m64, imm32 | B | Valid | N.E. | r/m64 OR imm32 (signextended). |
| $83 / 1$ ib | OR r/m16, imm8 | B | Valid | Valid | r/m16 OR imm8 (signextended). |
| $83 / 1$ ib | OR r/m32, imm8 | B | Valid | Valid | r/m32 OR imm8 (signextended). |
| $\begin{aligned} & \text { REX.W + } 83 / 1 \\ & \text { ib } \end{aligned}$ | OR r/m64, imm8 | B | Valid | N.E. | r/m64 OR imm8 (signextended). |
| 08 /r | OR r/m8, г8 | C | Valid | Valid | r/m8 OR r8. |
| REX + $08 / r$ | OR r/m8*, $\mathrm{r}^{*}$ | C | Valid | N.E. | r/m8 OR r8. |
| 09 /r | OR r/m16, r16 | C | Valid | Valid | r/m16 OR r16. |
| 09 /r | OR r/m32, r32 | C | Valid | Valid | r/m32 OR r32. |
| REX.W + 09 /r | OR r/m64, r64 | C | Valid | N.E. | r/m64 OR r64. |
| OA /r | OR r8, r/m8 | D | Valid | Valid | г8 OR r/m8. |
| REX + OA/r | OR r8*, r/m8* | D | Valid | N.E. | г8 OR r/m8. |
| OB/r | OR r16, r/m16 | D | Valid | Valid | r16 OR r/m16. |
| OB/r | OR r32, r/m32 | D | Valid | Valid | r32 OR r/m32. |
| REX.W + OB /r | OR r64, r/m64 | D | Valid | N.E. | r64 OR r/m64. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | AL/AX/EAX/RAX | imm8/16/32 | NA | NA |
| B | ModRM:r/m $(r, w)$ | imm8/16/32 | NA | NA |
| C | ModRM:r/m $(r, w)$ | ModRM:reg (r) | NA | NA |
| D | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |

## Description

Performs a bitwise inclusive OR operation between the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result of the OR instruction is set to 0 if both corresponding bits of the first and second operands are 0; otherwise, each bit is set to 1 .

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ DEST OR SRC;

## Flags Affected

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.
Protected Mode Exceptions

| \#GP(0) | If the destination operand points to a non-writable segment. |
| :--- | :--- |
| If a memory operand effective address is outside the CS, DS, |  |
| ES, FS, or GS segment limit. |  |
| If the DS, ES, FS, or GS register contains a NULL segment |  |
| selector. |  |

\#SS(0)
If a memory operand effective address is outside the SS
segment limit.

| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| :---: | :---: |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Compatibility Mode Exceptions |  |
| Same as for protected mode exceptions. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

ORPD-Bitwise Logical OR of Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $56 / r$ <br> ORPD xmm1, xmm2/m128 | A | V/V | SSE2 | Bitwise OR of $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.66.0F.WIG $56 / r$ VORPD $x m m 1, x m m 2, x m m 3 / m 128$ | B | V/V | AVX | Return the bitwise logical OR of packed doubleprecision floating-point values in $x \mathrm{~mm} 2$ and xmm3/mem. |
| VEX.NDS.256.66.0F.WIG $56 /\ulcorner$ VORPD ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Return the bitwise logical OR of packed doubleprecision floating-point values in ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical OR of the two or four packed double-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.
If VORPD is encoded with VEX. $L=1$, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

## ORPD (128-bit Legacy SSE version)

DEST[63:0] < DEST[63:0] BITWISE OR SRC[63:0]
DEST[127:64] < DEST[127:64] BITWISE OR SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)

## VORPD (VEX. 128 encoded version)

DEST[63:0] $\leftarrow$ SRC1[63:0] BITWISE OR SRC2[63:0]
DEST[127:64] < SRC1[127:64] BITWISE OR SRC2[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

## VORPD (VEX. 256 encoded version)

DEST[63:0] $\leftarrow$ SRC1[63:0] BITWISE OR SRC2[63:0]
DEST[127:64] \& SRC1[127:64] BITWISE OR SRC2[127:64]
DEST[191:128] $\leftarrow$ SRC1[191:128] BITWISE OR SRC2[191:128]
DEST[255:192] $\leqslant$ SRC1[255:192] BITWISE OR SRC2[255:192]

Intel ${ }^{\circledR} \mathrm{C} / \mathrm{C}_{+}+$Compiler Intrinsic Equivalent
ORPD __m128d _mm_or_pd(__m128d a, __m128d b);
VORPD __m256d _mm256_or_pd (__m256d a, __m256d b);

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

ORPS-Bitwise Logical OR of Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 56 /r ORPS xmm1, xmm2/m128 | A | V/V | SSE | Bitwise OR of $x m m 1$ and xmm2/m128. |
| VEX.NDS.128.0F.WIG 56 /r VORPS xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Return the bitwise logical OR of packed singleprecision floating-point values in $x m m 2$ and xmm3/mem. |
| VEX.NDS.256.0F.WIG 56 /г VORPS ymm1, ymm2, ymm3/m256 | B | V/V | AVX | Return the bitwise logical OR of packed singleprecision floating-point values in ymm2 and ymm3/mem. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical OR of the four or eight packed single-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.
VEX. 256 Encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.
If VORPS is encoded with VEX. $L=1$, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

Operation

## ORPS (128-bit Legacy SSE version)

DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE OR SRC2[31:0] DEST[63:32] < SRC1[63:32] BITWISE OR SRC2[63:32] DEST[95:64] < SRC1[95:64] BITWISE OR SRC2[95:64] DEST[127:96] < SRC1[127:96] BITWISE OR SRC2[127:96] DEST[VLMAX-1:128] (Unmodified)

## VORPS (VEX. 128 encoded version)

DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE OR SRC2[31:0]
DEST[63:32] < SRC1[63:32] BITWISE OR SRC2[63:32]
DEST[95:64] $\leftarrow$ SRC1[95:64] BITWISE OR SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] BITWISE OR SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$

VORPS (VEX. 256 encoded version)
DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE OR SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] BITWISE OR SRC2[63:32]
DEST[95:64] < SRC1[95:64] BITWISE OR SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] BITWISE OR SRC2[127:96]
DEST[159:128] $\leftarrow$ SRC1[159:128] BITWISE OR SRC2[159:128]
DEST[191:160] $\leqslant$ SRC1[191:160] BITWISE OR SRC2[191:160]
DEST[223:192] $\leftarrow$ SRC1[223:192] BITWISE OR SRC2[223:192]
DEST[255:224] $\leftarrow$ SRC1[255:224] BITWISE OR SRC2[255:224].

## Intel C/C++ Compiler Intrinsic Equivalent

ORPS __m128 _mm_or_ps (__m128 a, __m128 b);
VORPS __m256 _mm256_or_ps (__m256 a, __m256 b);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4.

## OUT-Output to Port

| Opcode* | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E6 ib | OUT imm8, AL | A | Valid | Valid | Output byte in AL to I/O port address imm8. |
| E7 ib | OUT imm8, AX | A | Valid | Valid | Output word in AX to I/O port address imm8. |
| E7 ib | OUT imm8, EAX | A | Valid | Valid | Output doubleword in EAX to I/O port address imm8. |
| EE | OUT DX, AL | B | Valid | Valid | Output byte in AL to I/O port address in DX. |
| EF | OUT DX, AX | B | Valid | Valid | Output word in AX to I/O port address in DX. |
| EF | OUT DX, EAX | B | Valid | Valid | Output doubleword in EAX to I/O port address in DX. |

NOTES:

* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | imm8 | NA | NA | NA |
| B | NA | $N A$ | $N A$ | $N A$ |

## Description

Copies the value from the second operand (source operand) to the I/O port specified with the destination operand (first operand). The source operand can be register AL, $A X$, or EAX, depending on the size of the port being accessed $(8,16$, or 32 bits, respectively); the destination operand can be a byte-immediate or the DX register. Using a byte immediate allows I/O port addresses 0 to 255 to be accessed; using the DX register as a source operand allows I/O ports from 0 to 65,535 to be accessed.

The size of the I/O port being accessed is determined by the opcode for an 8-bit I/O port or by the operand-size attribute of the instruction for a 16- or 32-bit I/O port.
At the machine code level, I/O instructions are shorter when accessing 8-bit I/O ports. Here, the upper eight bits of the port address will be 0 .

This instruction is only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 13, "Input/Output," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on accessing I/O ports in the I/O address space.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

After executing an OUT instruction, the Pentium ${ }^{\circledR}$ processor ensures that the EWBE\# pin has been sampled active before it begins to execute the next instruction. (Note that the instruction can be prefetched if EWBE\# is not active, but it will not be executed until the EWBE\# pin is sampled active.) Only the Pentium processor family has the EWBE\# pin.

## Operation

```
IF ((PE = 1) and ((CPL > IOPL) or (VM = 1)))
    THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)
        IF (Any I/O Permission Bit for I/O port being accessed = 1)
            THEN (* I/O operation is not allowed *)
                #GP(0);
            ELSE ( * I/O operation is allowed *)
                        DEST }\leftarrow\mathrm{ SRC; (* Writes to selected I/O port *)
            Fl;
    ELSE (Real Mode or Protected Mode with CPL \leqIOPL *)
        DEST \leftarrow SRC; (* Writes to selected I/O port *)
```

FI;
Flags Affected
None.
Protected Mode Exceptions
\#GP(0) If the CPL is greater than (has less privilege) the I/O privilege
level (IOPL) and any of the corresponding I/O permission bits in
TSS for the I/O port being accessed is 1 .
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If any of the I/O permission bits in the TSS for the I/O port being accessed is 1 .
\#PF(fault-code) If a page fault occurs.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same as protected mode exceptions.

## 64-Bit Mode Exceptions

Same as protected mode exceptions.

## OUTS/OUTSB/OUTSW/OUTSD-Output String to Port

| Opcode* | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description <br> VElid |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF | OUTS DX, m8 | A | Valid |  | Output byte from memory <br> location specified in DS:(E)SI <br> or RSI to I/O port specified in <br> DX**. |
| 6F |  |  |  |  |  |

NOTES:

* See IA-32 Architecture Compatibility section below.
** In 64-bit mode, only 64-bit (RSI) and 32-bit (ESI) address sizes are supported. In non-64-bit mode, only 32-bit (ESI) and 16-bit (SI) address sizes are supported.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Copies data from the source operand (second operand) to the I/O port specified with the destination operand (first operand). The source operand is a memory location, the address of which is read from either the DS:SI, DS:ESI or the RSI registers (depending on the address-size attribute of the instruction, 16, 32 or 64, respec-
tively). (The DS segment may be overridden with a segment override prefix.) The destination operand is an I/O port address (from 0 to 65,535 ) that is read from the DX register. The size of the I/O port being accessed (that is, the size of the source and destination operands) is determined by the opcode for an 8-bit I/O port or by the operand-size attribute of the instruction for a 16- or 32-bit I/O port.
At the assembly-code level, two forms of this instruction are allowed: the "explicitoperands" form and the "no-operands" form. The explicit-operands form (specified with the OUTS mnemonic) allows the source and destination operands to be specified explicitly. Here, the source operand should be a symbol that indicates the size of the I/O port and the source address, and the destination operand must be DX. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the source operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct location. The location is always specified by the DS:(E)SI or RSI registers, which must be loaded correctly before the OUTS instruction is executed.

The no-operands form provides "short forms" of the byte, word, and doubleword versions of the OUTS instructions. Here also DS:(E)SI is assumed to be the source operand and DX is assumed to be the destination operand. The size of the I/O port is specified with the choice of mnemonic: OUTSB (byte), OUTSW (word), or OUTSD (doubleword).
After the byte, word, or doubleword is transferred from the memory location to the I/O port, the SI/ESI/RSI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. (If the DF flag is 0 , the (E)SI register is incremented; if the DF flag is 1 , the SI/ESI/RSI register is decremented.) The SI/ESI/RSI register is incremented or decremented by 1 for byte operations, by 2 for word operations, and by 4 for doubleword operations.

The OUTS, OUTSB, OUTSW, and OUTSD instructions can be preceded by the REP prefix for block input of ECX bytes, words, or doublewords. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix. This instruction is only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 13, "Input/Output," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on accessing I/O ports in the I/O address space.

In 64-bit mode, the default operand size is 32 bits; operand size is not promoted by the use of REX.W. In 64-bit mode, the default address size is 64 bits, and 64-bit address is specified using RSI by default. 32-bit address using ESI is support using the prefix 67 H , but 16 -bit address is not supported in 64 -bit mode.

## IA-32 Architecture Compatibility

After executing an OUTS, OUTSB, OUTSW, or OUTSD instruction, the Pentium processor ensures that the EWBE\# pin has been sampled active before it begins to execute the next instruction. (Note that the instruction can be prefetched if EWBE\#
is not active, but it will not be executed until the EWBE\# pin is sampled active.) Only the Pentium processor family has the EWBE\# pin.
For the Pentium 4, Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$, and P 6 processor family, upon execution of an OUTS, OUTSB, OUTSW, or OUTSD instruction, the processor will not execute the next instruction until the data phase of the transaction is complete.

## Operation

```
IF ((PE = 1) and ((CPL > IOPL) or (VM = 1)))
    THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)
        IF (Any I/O Permission Bit for I/O port being accessed = 1)
            THEN (* I/O operation is not allowed *)
                #GP(0);
            ELSE (* I/O operation is allowed *)
                        DEST \leftarrow SRC; (* Writes to I/O port *)
        Fl;
    ELSE (Real Mode or Protected Mode or 64-Bit Mode with CPL \leqIOPL *)
            DEST \leftarrow SRC; (* Writes to I/O port *)
```

FI;
Byte transfer:
IF 64-bit mode
Then
IF 64-Bit Address Size
THEN
IF $D F=0$
THEN RSI $\leftarrow$ RSI RSI + 1;
ELSE RSI $\leftarrow$ RSI or -1 ;
FI;
ELSE (* 32-Bit Address Size *)
IF DF = 0
THEN $\quad$ ESI $\leftarrow$ ESI +1 ;
ELSE $\quad$ ESI $\leftarrow$ ESI - 1;
Fl ;
Fl ;
ELSE
IF DF $=0$
THEN $\quad(\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}+1$;
ELSE (E)SI $\leftarrow(E) S I-1 ;$
FI;
Fl ;
Word transfer:
IF 64-bit mode
Then

```
        IF 64-Bit Address Size
            THEN
                IF DF = 0
                    THEN RSI }\leftarrow\mathrm{ RSI RSI + 2;
                    ELSE RSI }\leftarrow\mathrm{ RSI or - 2;
                Fl;
                ELSE (* 32-Bit Address Size *)
            IF DF = 0
                            THEN ESI\leftarrowESI + 2;
                            ELSE ESI\leftarrowESI-2;
            FI;
        FI;
    ELSE
        IF DF = 0
            THEN (E)SI\leftarrow(E)SI + 2;
            ELSE (E)SI \leftarrow (E)SI - 2;
            Fl;
    Fl;
Doubleword transfer:
    IF 64-bit mode
        Then
            IF 64-Bit Address Size
                THEN
                IF DF = 0
                            THEN RSI }\leftarrow\mathrm{ RSI RSI + 4;
                    ELSE RSI \leftarrowRSI or - 4;
                Fl;
                ELSE (* 32-Bit Address Size *)
                    IF DF = 0
                            THEN ESI\leftarrowESI + 4;
                    ELSE ESI\leftarrowESI-4;
                    Fl;
        FI;
    ELSE
        IF DF = 0
            THEN (E)SI\leftarrow(E)SI + 4;
            ELSE (E)SI \leftarrow (E)SI - 4;
            FI;
    FI;
```

Flags Affected
None.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1 . |
|  | If a memory operand effective address is outside the limit of the CS, DS, ES, FS, or GS segment. |
|  | If the segment register contains a NULL segment selector. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If any of the I/O permission bits in the TSS for the I/O port being accessed is 1 . |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same as for protected mode exceptions. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1 . <br> If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |

## PABSB/PABSW/PABSD - Packed Absolute Value

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OF } 381 \mathrm{C} / \mathrm{r}^{1} \\ & \text { PABSB mm1, mm2/m64 } \end{aligned}$ | A | V/V | SSSE3 | Compute the absolute value of bytes in mm2/m64 and store UNSIGNED result in mm1. |
| 66 OF 38 1C/r <br> PABSB xmm1, xmm2/m128 | A | V/V | SSSE3 | Compute the absolute value of bytes in $x m m 2 / m 128$ and store UNSIGNED result in xmm1. |
| $\begin{aligned} & \text { OF } 381 \mathrm{D} / \mathrm{r}^{1} \\ & \text { PABSW mm1, mm2/m64 } \end{aligned}$ | A | V/V | SSSE3 | Compute the absolute value of 16 -bit integers in $\mathrm{mm} 2 / \mathrm{m} 64$ and store UNSIGNED result in mm1. |
| 66 OF 38 1D /r <br> PABSW xmm1, xmm2/m128 | A | V/V | SSSE3 | Compute the absolute value of 16 -bit integers in xmm2/m128 and store UNSIGNED result in xmm1. |
| $\begin{aligned} & \text { OF } 381 \mathrm{E} / \mathrm{r}^{1} \\ & \text { PABSD mm1, mm2/m64 } \end{aligned}$ | A | V/V | SSSE3 | Compute the absolute value of 32-bit integers in mm2/m64 and store UNSIGNED result in mm1. |
| 66 OF 38 1E/r PABSD xmm1, xmm2/m128 | A | V/V | SSSE3 | Compute the absolute value of 32-bit integers in xmm2/m128 and store UNSIGNED result in xmm1. |
| VEX.128.66.0F38.WIG 1C/г VPABSB xmm1, xmm2/m128 | A | V/V | AVX | Compute the absolute value of bytes in $x \mathrm{~mm} 2 / \mathrm{m} 128$ and store UNSIGNED result in xmm1. |
| VEX.128.66.0F38.WIG 1D /r VPABSW xmm1, xmm2/m128 | A | V/V | AVX | Compute the absolute value of 16 - bit integers in xmm2/m128 and store UNSIGNED result in xmm1. |


| VEX.128.66.0F38.WIG 1E/г VPABSD xmm1, xmm2/m128 | A | V/V | AVX | Compute the absolute value of 32-bit integers in xmm2/m128 and store UNSIGNED result in xmm1. |
| :---: | :---: | :---: | :---: | :---: |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

PABSB/W/D computes the absolute value of each data element of the source operand (the second operand) and stores the UNSIGNED results in the destination operand (the first operand). PABSB operates on signed bytes, PABSW operates on 16-bit words, and PABSD operates on signed 32-bit integers. The source operand can be an MMX register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX or an XMM register. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16byte boundary or a general-protection exception (\#GP) will be generated.
In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will \#UD.

## Operation

## PABSB (with 64 bit operands)

Unsigned DEST[7:0] $\leftarrow$ ABS(SRC[7:0])
Repeat operation for 2nd through 7th bytes
Unsigned DEST[63:56] $\leftarrow$ ABS(SRC[63:56])
PABSB (with 128 bit operands)
Unsigned DEST[7:0] $\leftarrow$ ABS(SRC[7:.0])
Repeat operation for 2nd through 15th bytes

Unsigned DEST[127:120] $\leftarrow \operatorname{ABS}(S R C[127: 120])$

```
PABSW (with 64 bit operands)
Unsigned DEST[15:0] \(\leftarrow \operatorname{ABS}(S R C[15: 0])\)
Repeat operation for 2nd through 3rd 16-bit words
Unsigned DEST[63:48] \(\leftarrow\) ABS(SRC[63:48])
```

PABSW (with 128 bit operands)
Unsigned DEST[15:0] $\leftarrow \operatorname{ABS}(S R C[15: 0])$
Repeat operation for 2nd through 7th 16-bit words
Unsigned DEST[127:112] $\leftarrow \operatorname{ABS}(S R C[127: 112])$
PABSD (with 64 bit operands)
Unsigned DEST[31:0] $\leftarrow$ ABS(SRC[31:0])
Unsigned DEST[63:32] $\leftarrow \operatorname{ABS}(S R C[63: 32])$

## PABSD (with 128 bit operands)

Unsigned DEST[31:0] $\leftarrow \operatorname{ABS}(S R C[31: 0])$
Repeat operation for 2nd through 3rd 32-bit double words Unsigned DEST[127:96] $\leftarrow$ ABS(SRC[127:96])

PABSB (128-bit Legacy SSE version)
DEST[127:0] \& BYTE_ABS(SRC)
DEST[VLMAX-1:128] (Unmodified)
VPABSB (VEX. 128 encoded version)
DEST[127:0] \& BYTE_ABS(SRC)
DEST[VLMAX-1:128] $\leftarrow 0$

PABSW (128-bit Legacy SSE version)
DEST[127:0] $\leftarrow$ WORD_ABS(SRC)
DEST[VLMAX-1:128] (Unmodified)
VPABSW (VEX. 128 encoded version)
DEST[127:0] $\leftarrow$ WORD_ABS(SRC)
DEST[VLMAX-1:128] $\leftarrow 0$

PABSD (128-bit Legacy SSE version)
DEST[127:0] $\leftarrow$ DWORD_ABS(SRC)
DEST[VLMAX-1:128] (Unmodified)
VPABSD (VEX. 128 encoded version)
DEST[127:0] $\leftarrow$ DWORD_ABS(SRC)
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalents
PABSB __m64 _mm_abs_pi8 ( ..... _m64 a)
PABSB

$\qquad$
m128ia)
PABSW __m64 _mm_abs_pi16 (__m64 a)
PABSW __m128i _mm_abs_epi16 (__m128i a)
PABSD __m64 _mm_abs_pi32 (__m64 a)
PABSD __m128i _mm_abs_epi32

$\qquad$
m128ia)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.If VEX.vvvv $!=1111 \mathrm{~B}$.

## PACKSSWB/PACKSSDW—Pack with Signed Saturation

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $63 / \Gamma^{1}$ <br> PACKSSWB mm1, mm2/m64 | A | V/V | MMX | Converts 4 packed signed word integers from mm1 and from mm2/m64 into 8 packed signed byte integers in mm1 using signed saturation. |
| 66 OF 63 /r <br> PACKSSWB xmm1, xmm2/m128 | A | V/V | SSE2 | Converts 8 packed signed word integers from xmm1 and from xxm2/m128 into 16 packed signed byte integers in xxm1 using signed saturation. |
| OF 6B $/ r^{1}$ PACKSSDW mm1, mm2/m64 | A | V/V | MMX | Converts 2 packed signed doubleword integers from mm1 and from mm2/m64 into 4 packed signed word integers in mm1 using signed saturation. |
| 66 0F 6B /r <br> PACKSSDW xmm1, xmm2/m128 | A | V/V | SSE2 | Converts 4 packed signed doubleword integers from xmm1 and from xxm2/m128 into 8 packed signed word integers in xxm1 using signed saturation. |
| VEX.NDS.128.66.0F.WIG 63 /г VPACKSSWB xmm1,xmm2, xmm3/m128 | B | V/V | AVX | Converts 8 packed signed word integers from xmm2 and from $x \mathrm{~mm} 3 / \mathrm{m} 128$ into 16 packed signed byte integers in xmm1 using signed saturation. |


| VEX.NDS.128.66.0F.WIG 6B /r | B | V/V | AVX |
| :--- | :--- | :--- | :--- |
| VPACKSSDW xmm1,xmm2, |  |  | Converts 4 packed signed <br> doubleword integers from <br> xmm2 and from |
| xmm3/m128 |  |  |  |
|  |  |  | xmm3/m128 into 8 packed <br> signed word integers in <br> xmm1 using signed |
|  |  |  | saturation. |

## NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Converts packed signed word integers into packed signed byte integers (PACKSSWB) or converts packed signed doubleword integers into packed signed word integers (PACKSSDW), using saturation to handle overflow conditions. See Figure 4-2 for an example of the packing operation.


Figure 4-2. Operation of the PACKSSDW Instruction Using 64-bit Operands

The PACKSSWB instruction converts 4 or 8 signed word integers from the destination operand (first operand) and 4 or 8 signed word integers from the source operand (second operand) into 8 or 16 signed byte integers and stores the result in the destination operand. If a signed word integer value is beyond the range of a signed byte integer (that is, greater than 7FH for a positive integer or greater than 80 H for a negative integer), the saturated signed byte integer value of 7 FH or 80 H , respectively, is stored in the destination.

The PACKSSDW instruction packs 2 or 4 signed doublewords from the destination operand (first operand) and 2 or 4 signed doublewords from the source operand (second operand) into 4 or 8 signed words in the destination operand (see
Figure 4-2). If a signed doubleword integer value is beyond the range of a signed word (that is, greater than 7FFFH for a positive integer or greater than 8000 H for a negative integer), the saturated signed word integer value of 7FFFH or 8000 H , respectively, is stored into the destination.

The PACKSSWB and PACKSSDW instructions operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PACKSSWB (with 64-bit operands)

DEST[7:0] $\leftarrow$ SaturateSignedWordToSignedByte DEST[15:0];
DEST[15:8] $\leftarrow$ SaturateSignedWordToSignedByte DEST[31:16];
DEST[23:16] $\leftarrow$ SaturateSignedWordToSignedByte DEST[47:32];
DEST[31:24] $\leftarrow$ SaturateSignedWordToSignedByte DEST[63:48];
DEST[39:32] $\leftarrow$ SaturateSignedWordToSignedByte SRC[15:0];
DEST[47:40] $\leftarrow$ SaturateSignedWordToSignedByte SRC[31:16];
DEST[55:48] $\leftarrow$ SaturateSignedWordToSignedByte SRC[47:32];
DEST[63:56] $\leftarrow$ SaturateSignedWordToSignedByte SRC[63:48];

## PACKSSDW (with 64-bit operands)

DEST[15:0] $\leftarrow$ SaturateSignedDoublewordToSignedWord DEST[31:0];
DEST[31:16] $\leftarrow$ SaturateSignedDoublewordToSignedWord DEST[63:32];
DEST[47:32] $\leftarrow$ SaturateSignedDoublewordToSignedWord SRC[31:0];
DEST[63:48] $\leftarrow$ SaturateSignedDoublewordToSignedWord SRC[63:32];

## PACKSSWB (with 128-bit operands)

DEST[7:0] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[15:0]);
DEST[15:8] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[31:16]);
DEST[23:16] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[47:32]);
DEST[31:24] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[63:48]);
DEST[39:32] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[79:64]);

```
    DEST[47:40] \leftarrow SaturateSignedWordToSignedByte (DEST[95:80]);
    DEST[55:48] \leftarrow SaturateSignedWordToSignedByte (DEST[111:96]);
    DEST[63:56] \leftarrow SaturateSignedWordToSignedByte (DEST[127:112]);
    DEST[71:64] \leftarrow SaturateSignedWordToSignedByte (SRC[15:0]);
    DEST[79:72] \leftarrow SaturateSignedWordToSignedByte (SRC[31:16]);
    DEST[87:80] \leftarrow SaturateSignedWordToSignedByte (SRC[47:32]);
    DEST[95:88] \leftarrow SaturateSignedWordToSignedByte (SRC[63:48]);
    DEST[103:96] \leftarrow SaturateSignedWordToSignedByte (SRC[79:64]);
    DEST[111:104] \leftarrow SaturateSignedWordToSignedByte (SRC[95:80]);
    DEST[119:112] \leftarrow SaturateSignedWordToSignedByte (SRC[111:96]);
    DEST[127:120] \leftarrow SaturateSignedWordToSignedByte (SRC[127:112]);
PACKSSDW (with 128-bit operands)
    DEST[15:0] \leftarrow SaturateSignedDwordToSignedWord (DEST[31:0]);
    DEST[31:16] \leftarrow SaturateSignedDwordToSignedWord (DEST[63:32]);
    DEST[47:32] \leftarrow SaturateSignedDwordToSignedWord (DEST[95:64]);
    DEST[63:48] \leftarrow SaturateSignedDwordToSignedWord (DEST[127:96]);
    DEST[79:64] \leftarrow SaturateSignedDwordToSignedWord (SRC[31:0]);
    DEST[95:80] \leftarrow SaturateSignedDwordToSignedWord (SRC[63:32]);
    DEST[111:96] \leftarrow SaturateSignedDwordToSignedWord (SRC[95:64]);
    DEST[127:112] \leftarrow SaturateSignedDwordToSignedWord (SRC[127:96]);
```


## PACKSSDW

```
DEST[127:0] \& SATURATING_PACK_DW(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)
```


## VPACKSSDW

```
DEST[127:0] \& SATURATING_PACK_DW(DEST, SRC) DEST[VLMAX-1:128] \(\leftarrow 0\)
```


## PACKSSWB

```
DEST[127:0] < SATURATING_PACK_WB(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)
```


## VPACKSSWB

```
DEST[127:0] \& SATURATING_PACK_WB(DEST, SRC) DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalents
PACKSSWB
``` \(\qquad\)
``` m64 m1 m64 m2)
PACKSSWB __m128i _mm_packs_epi16(__m128i m1, __m128i m2)
PACKSSDW __m64 _mm_packs_pi32 (__m64 m1, __m64 m2)
```

PACKSSDW __m128i _mm_packs_epi32(__m128i m1, __m128i m2)
Flags Affected
None.

## SIMD Floating-Point Exceptions

None.

Other Exceptions<br>See Exceptions Type 4; additionally \#UD If VEX.L = 1 .

## PACKUSDW - Pack with Unsigned Saturation

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 38 2B / PACKUSDW xmm1, xmm2/m128 | A | V/V | SSE4_1 | Convert 4 packed signed doubleword integers from $x m m 1$ and 4 packed signed doubleword integers from xmm2/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation. |
| VEX.NDS.128.66.0F38.WIG 2B/r VPACKUSDW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Convert 4 packed signed doubleword integers from xmm2 and 4 packed signed doubleword integers from xmm3/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Converts packed signed doubleword integers into packed unsigned word integers using unsigned saturation to handle overflow conditions. If the signed doubleword value is beyond the range of an unsigned word (that is, greater than FFFFH or less than 0000 H ), the saturated unsigned word integer value of FFFFH or 0000 H , respectively, is stored in the destination.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

TMP[15:0] $\leftarrow(D E S T[31: 0] ~<~ 0) ~ ? ~ 0 ~: ~ D E S T[15: 0] ; ~ ;$
DEST[15:0] \& (DEST[31:0] > FFFFH) ? FFFFH : TMP[15:0];

TMP[31:16] $\leftarrow(\operatorname{DEST}[63: 32]<0) ? 0$ : DEST[47:32];
DEST[31:16] < (DEST[63:32] > FFFFH) ? FFFFH : TMP[31:16];
TMP[47:32] $\leftarrow($ DEST[95:64] < 0) ? 0 : DEST[79:64];
DEST[47:32] < (DEST[95:64] > FFFFH) ? FFFFH : TMP[47:32];
TMP[63:48] < (DEST[127:96] < 0) ? 0 : DEST[111:96];
DEST[63:48] < (DEST[127:96] > FFFFH) ? FFFFH : TMP[63:48];
TMP[63:48] $\leftarrow($ DEST[127:96] < 0) ? 0 : DEST[111:96];
DEST[63:48] < (DEST[127:96] > FFFFH) ? FFFFH : TMP[63:48];
TMP[79:64] $\leftarrow(S R C[31: 0]<0) ? 0: S R C[15: 0] ;$
DEST[63:48] < (SRC[31:0] > FFFFH) ? FFFFH : TMP[79:64];
TMP[95:80] $\leftarrow(S R C[63: 32]<0) ? 0$ : SRC[47:32];
DEST[95:80] < (SRC[63:32] > FFFFH) ? FFFFH : TMP[95:80];
TMP[111:96] $\leftarrow(S R C[95: 64]<0) ? 0: S R C[79: 64] ;$
DEST[111:96] < (SRC[95:64] > FFFFH) ? FFFFH : TMP[111:96];
TMP[127:112] < (SRC[127:96] < 0) ? 0 : SRC[111:96];
DEST[128:112] < (SRC[127:96] > FFFFH) ? FFFFH : TMP[127:112];

## PACKUSDW (128-bit Legacy SSE version)

DEST[127:0] ↔ UNSIGNED_SATURATING_PACK_DW(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

## VPACKUSDW (VEX. 128 encoded version)

DEST[127:0] $\leftarrow$ UNSIGNED_SATURATING_PACK_DW(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalent

PACKUSDW __m128i _mm_packus_epi32(__m128i m1, __m128i m2);

## Flags Affected

None.

SIMD Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PACKUSWB—Pack with Unsigned Saturation

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $67 / \Gamma^{1}$ <br> PACKUSWB mm, mm/m64 | A | V/V | MMX | Converts 4 signed word integers from mm and 4 signed word integers from $\mathrm{mm} / \mathrm{m} 64$ into 8 unsigned byte integers in mm using unsigned saturation. |
| 66 0F 67 /r <br> PACKUSWB xmm1, xmm2/m128 | A | V/V | SSE2 | Converts 8 signed word integers from $x m m 1$ and 8 signed word integers from xmm2/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation. |
| VEX.NDS.128.66.0F.WIG 67 /г <br> VPACKUSWB xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Converts 8 signed word integers from $\mathrm{xmm2}$ and 8 signed word integers from xmm3/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3 A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Converts 4 or 8 signed word integers from the destination operand (first operand) and 4 or 8 signed word integers from the source operand (second operand) into 8 or 16 unsigned byte integers and stores the result in the destination operand. (See Figure 4-2 for an example of the packing operation.) If a signed word integer value is beyond the range of an unsigned byte integer (that is, greater than FFH or less than

00 H ), the saturated unsigned byte integer value of FFH or 00 H , respectively, is stored in the destination.

The PACKUSWB instruction operates on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

## PACKUSWB (with 64-bit operands)

DEST[7:0] $\leftarrow$ SaturateSignedWordToUnsignedByte DEST[15:0];
DEST[15:8] $\leftarrow$ SaturateSignedWordToUnsignedByte DEST[31:16];
DEST[23:16] $\leftarrow$ SaturateSignedWordToUnsignedByte DEST[47:32];
DEST[31:24] $\leftarrow$ SaturateSignedWordToUnsignedByte DEST[63:48];
DEST[39:32] $\leftarrow$ SaturateSignedWordToUnsignedByte SRC[15:0];
DEST[47:40] $\leftarrow$ SaturateSignedWordToUnsignedByte SRC[31:16];
DEST[55:48] $\leftarrow$ SaturateSignedWordToUnsignedByte SRC[47:32];
DEST[63:56] $\leftarrow$ SaturateSignedWordToUnsignedByte SRC[63:48];

## PACKUSWB (with 128-bit operands)

DEST[7:0] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[15:0]);
DEST[15:8] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[31:16]);
DEST[23:16] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[47:32]);
DEST[31:24] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[63:48]);
DEST[39:32] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[79:64]);
DEST[47:40] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[95:80]);
DEST[55:48] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[111:96]);
DEST[63:56] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[127:112]);
DEST[71:64] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[15:0]);
DEST[79:72] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[31:16]);
DEST[87:80] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[47:32]);
DEST[95:88] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[63:48]);
DEST[103:96] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[79:64]);
DEST[111:104] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[95:80]);
DEST[119:112] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[111:96]);
DEST[127:120] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[127:112]);

```
PACKUSWB (128-bit Legacy SSE version)
DEST[127:0] < UNSIGNED_SATURATING_PACK_WB(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
```

VPACKUSWB (VEX. 128 encoded version)
DEST[127:0] < UNSIGNED_SATURATING_PACK_WB(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PACKUSWB __m64 _mm_packs_pu16(__m64 m1, __m64 m2)
PACKUSWB __m128i _mm_packus_epi16(__m128i m1,__m128i m2)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.

## PADDB/PADDW/PADDD—Add Packed Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF FC $/ \Gamma^{1}$ PADDB mm, mm/m64 | A | V/V | MMX | Add packed byte integers from mm/m64 and mm. |
| 66 OF FC /r <br> PADDB xmm1, xmm2/m128 | A | V/V | SSE2 | Add packed byte integers from $x m m 2 / m 128$ and xmm1. |
| OF FD $/ r^{1}$ PADDW mm, mm/m64 | A | V/V | MMX | Add packed word integers from mm/m64 and mm. |
| 66 OF FD /r <br> PADDW xmm1, xmm2/m128 | A | V/V | SE2 | Add packed word integers from $x m m 2 / m 128$ and xmm1. |
| OF FE $/ r^{1}$ PADDD mm, mm/m64 | A | V/V | MMX | Add packed doubleword integers from mm/m64 and mm . |
| 66 OF FE /r <br> PADDD xmm1, xmm2/m128 | A | V/V | SSE2 | Add packed doubleword integers from xmm2/m128 and $x m m 1$. |
| VEX.NDS.128.66.0F.WIG FC / $/$ <br> VPADDB xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Add packed byte integers from $x \mathrm{~mm} 3 / \mathrm{m} 128$ and xmm2. |
| VEX.NDS.128.66.0F.WIG FD /r VPADDW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Add packed word integers from $x \mathrm{~mm} 3 / \mathrm{m} 128$ and xmm2. |
| VEX.NDS.128.66.0F.WIG FE /r <br> VPADDD xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Add packed doubleword integers from xmm3/m128 and xmm 2 . |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD add of the packed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.
Adds the packed byte, word, doubleword, or quadword integers in the first source operand to the second source operand and stores the result in the destination operand. When a result is too large to be represented in the $8 / 16 / 32$ integer (overflow), the result is wrapped around and the low bits are written to the destination element (that is, the carry is ignored).

Note that these instructions can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PADDB (with 64-bit operands)

DEST[7:0] $\leftarrow$ DEST[7:0] + SRC[7:0];
(* Repeat add operation for 2nd through 7th byte *)
DEST[63:56] $\leftarrow$ DEST[63:56] + SRC[63:56];
PADDB (with 128-bit operands)
DEST[7:0] $\leftarrow$ DEST[7:0] + SRC[7:0];
(* Repeat add operation for 2nd through 14th byte *)
DEST[127:120] $\leftarrow$ DEST[111:120] + SRC[127:120];
PADDW (with 64-bit operands)
DEST[15:0] $\leftarrow$ DEST[15:0] + SRC[15:0];
(* Repeat add operation for 2nd and 3th word *)
DEST[63:48] $\leftarrow$ DEST[63:48] + SRC[63:48];

```
PADDW (with 128-bit operands)
    DEST[15:0] \leftarrow DEST[15:0] + SRC[15:0];
    (* Repeat add operation for 2nd through 7th word *)
    DEST[127:112] \leftarrow DEST[127:112] + SRC[127:112];
PADDD (with 64-bit operands)
    DEST[31:0] \leftarrow DEST[31:0] + SRC[31:0];
    DEST[63:32] \leftarrow DEST[63:32] + SRC[63:32];
PADDD (with 128-bit operands)
    DEST[31:0] \leftarrow DEST[31:0] + SRC[31:0];
    (* Repeat add operation for 2nd and 3th doubleword *)
    DEST[127:96] \leftarrow DEST[127:96] + SRC[127:96];
VPADDB (VEX. }128\mathrm{ encoded version)
DEST[7:0] < SRC1[7:0]+SRC2[7:0]
DEST[15:8] < SRC1[15:8]+SRC2[15:8]
DEST[23:16] & SRC1[23:16]+SRC2[23:16]
DEST[31:24] & SRC1[31:24]+SRC2[31:24]
DEST[39:32] < SRC1[39:32]+SRC2[39:32]
DEST[47:40] < SRC1[47:40]+SRC2[47:40]
DEST[55:48] < SRC1[55:48]+SRC2[55:48]
DEST[63:56] < SRC1[63:56]+SRC2[63:56]
DEST[71:64] < SRC1[71:64]+SRC2[71:64]
DEST[79:72] < SRC1[79:72]+SRC2[79:72]
DEST[87:80] < SRC1[87:80]+SRC2[87:80]
DEST[95:88] < SRC1[95:88]+SRC2[95:88]
DEST[103:96] < SRC1[103:96]+SRC2[103:96]
DEST[111:104] < SRC1[111:104]+SRC2[111:104]
DEST[119:112] < SRC1[119:112]+SRC2[119:112]
DEST[127:120] < SRC1[127:120]+SRC2[127:120]
DEST[VLMAX-1:128] \leftarrow0
VPADDW (VEX. }128\mathrm{ encoded version)
DEST[15:0] < SRC1[15:0]+SRC2[15:0]
DEST[31:16] < SRC1[31:16]+SRC2[31:16]
DEST[47:32] < SRC1[47:32]+SRC2[47:32]
DEST[63:48] < SRC1[63:48]+SRC2[63:48]
DEST[79:64] < SRC1[79:64]+SRC2[79:64]
DEST[95:80] < SRC1[95:80]+SRC2[95:80]
DEST[111:96] < SRC1[111:96]+SRC2[111:96]
DEST[127:112] & SRC1[127:112]+SRC2[127:112]
DEST[VLMAX-1:128] <0
```

VPADDD (VEX. 128 encoded version)
DEST[31:0] < SRC1[31:0]+SRC2[31:0]DEST[63:32] ↔ SRC1[63:32]+SRC2[63:32]
DEST[95:64] \& SRC1[95:64]+SRC2[95:64]
DEST[127:96] \& SRC1[127:96]+SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalents
PADDB

$\qquad$
m64 m1, __m64 m2)
PADDB

$\qquad$
m128i _mm_add_epi8 (
m128ia,
m128ib)
PADDW

$\qquad$
m64 m1,
m64 m2)
PADDW

$\qquad$
m128i _mm_add_epi16 ( __m128i a,
$\qquad$
m128i b)
PADDD

$\qquad$
m64 m1,
m64 m2)
PADDD

$\qquad$
m128ia,
$\qquad$
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PADDQ—Add Packed Quadword Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF D4 $/ \Gamma^{1}$ PADDQ mm1, mm2/m64 | A | V/V | SSE2 | Add quadword integer $\mathrm{mm} 2 / \mathrm{m} 64$ to mm 1 . |
| 66 OF D4 /r PADDQ xmm1, xmm2/m128 | A | V/V | SSE2 | Add packed quadword integers xmm2/m128 to xmm1. |
| VEX.NDS.128.66.0F.WIG D4 /г <br> VPADDQ xmm1, xmm2, <br> xmm3/m128 | B | V/V | AVX | Add packed quadword integers xmm3/m128 and xmm2. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Adds the first operand (destination operand) to the second operand (source operand) and stores the result in the destination operand. The source operand can be a quadword integer stored in an MMX technology register or a 64-bit memory location, or it can be two packed quadword integers stored in an XMM register or an 128-bit memory location. The destination operand can be a quadword integer stored in an MMX technology register or two packed quadword integers stored in an XMM register. When packed quadword operands are used, a SIMD add is performed. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).
Note that the PADDQ instruction can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PADDQ (with 64-Bit operands)

DEST[63:0] $\leftarrow$ DEST[63:0] + SRC[63:0];

## PADDQ (with 128-Bit operands)

DEST[63:0] $\leftarrow$ DEST[63:0] + SRC[63:0];
DEST[127:64] $\leftarrow$ DEST[127:64] + SRC[127:64];
VPADDQ (VEX. 128 encoded version)
DEST[63:0] $\leqslant$ SRC1[63:0]+SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]+SRC2[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalents
PADDQ __m64 _mm_add_si64 (__m64 a, __m64 b)
PADDQ __m128i _mm_add_epi64 ( __m128i a, __m128i b)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PADDSB/PADDSW—Add Packed Signed Integers with Signed

 Saturation| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OF EC } / \Gamma^{1} \\ & \text { PADDSB } m m, m m / m 64 \end{aligned}$ | A | V/V | MMX | Add packed signed byte integers from mm/m64 and mm and saturate the results. |
| 66 OF EC /r <br> PADDSB xmm1, xmm2/m128 | A | V/V | SSE2 | Add packed signed byte integers from xmm2/m128 and $x m m 1$ saturate the results. |
| OF ED $/ \Gamma^{1}$ <br> PADDSW mm, mm/m64 | A | V/V | MMX | Add packed signed word integers from mm/m64 and mm and saturate the results. |
| 66 OF ED /r <br> PADDSW xmm1, xmm2/m128 | A | V/V | SSE2 | Add packed signed word integers from xmm2/m128 and $x m m 1$ and saturate the results. |
| VEX.NDS.128.66.0F.WIG EC / / VPADDSB xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Add packed signed byte integers from xmm3/m128 and xmm 2 saturate the results. |
| VEX.NDS.128.66.0F.WIG ED / / VPADDSW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Add packed signed word integers from xmm3/m128 and $x \mathrm{~mm} 2$ and saturate the results. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a SIMD add of the packed signed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.
These instructions can operate on either 64-bit or 128 -bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.
The PADDSB instruction adds packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80 H ), the saturated value of 7 FH or 80 H , respectively, is written to the destination operand.

The PADDSW instruction adds packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000 H ), the saturated value of 7FFFH or 8000 H , respectively, is written to the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PADDSB (with 64-bit operands)

DEST[7:0] $\leftarrow$ SaturateToSignedByte(DEST[7:0] + SRC (7:0]);
(* Repeat add operation for 2nd through 7th bytes *)
DEST[63:56] $\leftarrow$ SaturateToSignedByte(DEST[63:56] + SRC[63:56] );

## PADDSB (with 128-bit operands)

DEST[7:0] ↔SaturateToSignedByte (DEST[7:0] + SRC[7:0]);
(* Repeat add operation for 2nd through 14th bytes *)
DEST[127:120] $\leftarrow$ SaturateToSignedByte (DEST[111:120] + SRC[127:120]);

## VPADDSB

DEST[7:0] < SaturateToSignedByte (SRC1[7:0] + SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] \& SaturateToSignedByte (SRC1[111:120] + SRC2[127:120]);
DEST[VLMAX-1:128] $\leftarrow 0$
PADDSW (with 64-bit operands)
DEST[15:0] $\leftarrow$ SaturateToSignedWord(DEST[15:0] + SRC[15:0] );
(* Repeat add operation for 2nd and 7th words *)
DEST[63:48] $\leftarrow$ SaturateToSignedWord(DEST[63:48] + SRC[63:48] );

## PADDSW (with 128-bit operands)

DEST[15:0] $\leftarrow$ SaturateToSignedWord (DEST[15:0] + SRC[15:0]);
(* Repeat add operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ SaturateToSignedWord (DEST[127:112] + SRC[127:112]);

## VPADDSW

DEST[15:0] \& SaturateToSignedWord (SRC1[15:0] + SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] \& SaturateToSignedWord (SRC1[127:112] + SRC2[127:112]);
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalents
PADDSB __m64 _mm_adds_pi8(__m64 m1, __m64 m2)
PADDSB __m128i _mm_adds_epi8 ( __m128i a, __m128i b)
PADDSW __m64 _mm_adds_pi16(__m64 m1, __m64 m2)
PADDSW __m128i _mm_adds_epi16 ( __m128i a, __m128i b)

## Flags Affected

None.

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PADDUSB/PADDUSW-Add Packed Unsigned Integers with Unsigned

Saturation

| Opcode/ Instruction |  | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OF DC } / \Gamma^{1} \\ & \text { PADDUSB mm, } \end{aligned}$ | ר/m64 | A | V/V | MMX | Add packed unsigned byte integers from mm/m64 and mm and saturate the results. |
| $\begin{aligned} & 66 \text { OF DC /r } \\ & \text { PADDUSB xmm1, } \end{aligned}$ | xmm2/m128 | A | V/V | SSE2 | Add packed unsigned byte integers from xmm2/m128 and $x m m 1$ saturate the results. |
| OF DD $/ r^{1}$ PADDUSW mm, | m/m64 | A | V/V | MMX | Add packed unsigned word integers from mm/m64 and mm and saturate the results. |
| 66 OF DD /r PADDUSW xmm | xmm2/m128 | A | V/V | SSE2 | Add packed unsigned word integers from xmm2/m128 to $x m m 1$ and saturate the results. |
| VEX.NDS. 128.6 60F.WIG DC / | VPADDUSB xmm1, xmm2, <br> xmm3/m128 | B | V/V | AVX | Add packed unsigned byte integers from xmm3/m128 to $x \mathrm{~mm} 2$ and saturate the results. |
| VEX.NDS.128.6 6.0F.WIG DD /г | VPADDUSW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Add packed unsigned word integers from xmm3/m128 to $x \mathrm{~mm} 2$ and saturate the results. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD add of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PADDUSB instruction adds packed unsigned byte integers. When an individual byte result is beyond the range of an unsigned byte integer (that is, greater than FFH), the saturated value of FFH is written to the destination operand.
The PADDUSW instruction adds packed unsigned word integers. When an individual word result is beyond the range of an unsigned word integer (that is, greater than FFFFH), the saturated value of FFFFH is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PADDUSB (with 64-bit operands)

DEST[7:0] $\leftarrow$ SaturateToUnsignedByte(DEST[7:0] + SRC (7:0] );
(* Repeat add operation for 2nd through 7th bytes *)
DEST[63:56] $\leftarrow$ SaturateToUnsignedByte(DEST[63:56] + SRC[63:56]

## PADDUSB (with 128-bit operands)

DEST[7:0] $\leftarrow$ SaturateToUnsignedByte (DEST[7:0] + SRC[7:0]);
(* Repeat add operation for 2nd through 14th bytes *)
DEST[127:120] $\leftarrow$ SaturateToUnSignedByte (DEST[127:120] + SRC[127:120]);

## VPADDUSB

DEST[7:0] \& SaturateToUnsignedByte (SRC1[7:0] + SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] \& SaturateToUnsignedByte (SRC1[111:120] + SRC2[127:120]);
DEST[VLMAX-1:128] $\leftarrow 0$
PADDUSW (with 64-bit operands)DEST[15:0] $\leftarrow$ SaturateToUnsignedWord(DEST[15:0] + SRC[15:0] );(* Repeat add operation for 2nd and 3rd words *)DEST[63:48] $\leftarrow$ SaturateToUnsignedWord(DEST[63:48] + SRC[63:48] );
PADDUSW (with 128-bit operands)
DEST[15:0] $\leftarrow$ SaturateToUnsignedWord (DEST[15:0] + SRC[15:0]);
(* Repeat add operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ SaturateToUnSignedWord (DEST[127:112] + SRC[127:112]);

## VPADDUSW

DEST[15:0] \& SaturateToUnsignedWord (SRC1[15:0] + SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] \& SaturateToUnsignedWord (SRC1[127:112] + SRC2[127:112]);
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalents
PADDUSB __m64 _mm_adds_pu8(__m64 m1, __m64 m2)
PADDUSW __m64 _mm_adds_pu16(__m64 m1, __m64 m2)
PADDUSB __m128i _mm_adds_epu8 ( __m128i a, __m128i b)
PADDUSW __m128i _mm_adds_epu16 ( __m128i a, __m128i b)
Flags Affected
None.

## Numeric Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PALIGNR - Packed Align Right

| Opcode/ <br> Instruction | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag <br> OF 3A 0F1 | A |
| :--- | :--- | :--- | :--- | :--- | | Description |
| :--- |
| PALIGNR mm1, mm2/m64, imm8 |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | imm8 | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

PALIGNR concatenates the destination operand (the first operand) and the source operand (the second operand) into an intermediate composite, shifts the composite at byte granularity to the right by a constant immediate, and extracts the rightaligned result into the destination. The first and the second operands can be an MMX or an XMM register. The immediate value is considered unsigned. Immediate shift counts larger than the 2 L (i.e. 32 for 128 -bit operands, or 16 for 64 -bit operands) produce a zero result. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PALIGNR (with 64-bit operands)

temp1[127:0] = CONCATENATE(DEST,SRC)>>(imm8*8)
DEST[63:0] = temp1[63:0]

## PALIGNR (with 128-bit operands)

temp1[255:0] = CONCATENATE(DEST,SRC)>>(imm8*8)
DEST[127:0] = temp1[127:0]

## VPALIGNR

temp1[255:0] < CONCATENATE(SRC1,SRC2)>>(imm8*8)
DEST[127:0] $\leftarrow$ temp1[127:0]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalents
PALIGNR __m64 _mm_alignr_pi8 (__m64 a, __m64 b, int n)
PALIGNR __m128i _mm_alignr_epi8 (__m128i a, __m128i b, int n)

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

PAND-Logical AND

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DB $/ r^{1}$ <br> PAND mm, mm/m64 | A | V/V | MMX | Bitwise AND mm/m64 and mm. |
| 66 OF DB /r <br> PAND xmm1, xmm2/m128 | A | V/V | SSE2 | Bitwise AND of xmm2/m128 and xmm1. |
| VEX.NDS.128.66.0F.WIG DB /г VPAND xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Bitwise AND of xmm3/m128 and xmm. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical AND operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is set to 1 if the corresponding bits of the first and second operands are 1 ; otherwise, it is set to 0 .

In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PAND (128-bit Legacy SSE version)

DEST $\leftarrow$ DEST AND SRC
DEST[VLMAX-1:1288] (Unmodified)
VPAND (VEX. 128 encoded version)
DEST $\leqslant$ SRC1 AND SRC2
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PAND __m64 _mm_and_si64 (__m64 m1, __m64 m2)
PAND __m128i _mm_and_si128 ( __m128i a, __m128i b)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PANDN-Logical AND NOT

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DF $/ \Gamma^{1}$ PANDN mm, mm/m64 | A | V/V | MMX | Bitwise AND NOT of $\mathrm{mm} / \mathrm{m} 64$ and mm . |
| 66 OF DF /r <br> PANDN xmm1, xmm2/m128 | A | V/V | SSE2 | Bitwise AND NOT of $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.66.0F.WIG DF /г VPANDN xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Bitwise AND NOT of $x m m 3 / m 128$ and $x m m 2$. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32
Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical NOT of the destination operand (first operand), then performs a bitwise logical AND of the source operand (second operand) and the inverted destination operand. The result is stored in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is set to 1 if the corresponding bit in the first operand is 0 and the corresponding bit in the second operand is 1 ; otherwise, it is set to 0 .

In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:1288) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PANDN(128-bit Legacy SSE version)
DEST < NOT(DEST) AND SRC
DEST[VLMAX-1:128] (Unmodified)
VPANDN (VEX. 128 encoded version)
DEST $\leftarrow$ NOT(SRC1) AND SRC2
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PANDN __m64 _mm_andnot_si64 (__m64 m1, __m64 m2)
PANDN _m128i _mm_andnot_si128 ( __m128i a, __m128i b)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.

## PAUSE-Spin Loop Hint

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode <br> F3 90 | PAUSE | A |
| :--- | :--- | :--- | :--- | :--- | :--- | | Valid |
| :--- |
| Compat/ |
| Leg Mode | Valid | Description |
| :--- |
| Gives hint to processor that |
| improves performance of |
| spin-wait loops. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Improves the performance of spin-wait loops. When executing a "spin-wait loop," a Pentium 4 or Intel Xeon processor suffers a severe performance penalty when exiting the loop because it detects a possible memory order violation. The PAUSE instruction provides a hint to the processor that the code sequence is a spin-wait loop. The processor uses this hint to avoid the memory order violation in most situations, which greatly improves processor performance. For this reason, it is recommended that a PAUSE instruction be placed in all spin-wait loops.
An additional function of the PAUSE instruction is to reduce the power consumed by a Pentium 4 processor while executing a spin loop. The Pentium 4 processor can execute a spin-wait loop extremely quickly, causing the processor to consume a lot of power while it waits for the resource it is spinning on to become available. Inserting a pause instruction in a spin-wait loop greatly reduces the processor's power consumption.

This instruction was introduced in the Pentium 4 processors, but is backward compatible with all IA-32 processors. In earlier IA-32 processors, the PAUSE instruction operates like a NOP instruction. The Pentium 4 and Intel Xeon processors implement the PAUSE instruction as a pre-defined delay. The delay is finite and can be zero for some processors. This instruction does not change the architectural state of the processor (that is, it performs essentially a delaying no-op operation).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

Execute_Next_Instruction(DELAY);
Numeric Exceptions
None.

## Exceptions (All Operating Modes)

\#UD If the LOCK prefix is used.

## PAVGB/PAVGW—Average Packed Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OF EO } / \Gamma^{1} \\ & \text { PAVGB mm1, mm2/m64 } \end{aligned}$ | A | V/V | SSE | Average packed unsigned byte integers from $\mathrm{mm} 2 / \mathrm{m} 64$ and mm 1 with rounding. |
| 66 OF EO, /г <br> PAVGB xmm1, xmm2/m128 | A | V/V | SSE2 | Average packed unsigned byte integers from xmm2/m128 and xmm1 with rounding. |
| OF E3 $/ r^{1}$ <br> PAVGW mm1, mm2/m64 | A | V/V | SSE | Average packed unsigned word integers from $\mathrm{mm} 2 / \mathrm{m} 64$ and mm 1 with rounding. |
| 66 OF E3 /r <br> PAVGW xmm1, xmm2/m128 | A | V/V | SSE2 | Average packed unsigned word integers from $x m m 2 / m 128$ and $x m m 1$ with rounding. |
| VEX.NDS.128.66.0F.WIG EO /г VPAVGB xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Average packed unsigned byte integers from xmm3/m128 and $x m m 2$ with rounding. |
| VEX.NDS.128.66.0F.WIG E3 /г VPAVGW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Average packed unsigned word integers from xmm3/m128 and $x m m 2$ with rounding. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD average of the packed unsigned integers from the source operand
(second operand) and the destination operand (first operand), and stores the results in the destination operand. For each corresponding pair of data elements in the first and second operands, the elements are added together, a 1 is added to the temporary sum, and that result is shifted right one bit position. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

The PAVGB instruction operates on packed unsigned bytes and the PAVGW instruction operates on packed unsigned words.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PAVGB (with 64-bit operands)

DEST[7:0] $\leftarrow(S R C[7: 0]+\operatorname{DEST}[7: 0]+1) \gg 1$; (* Temp sum before shifting is 9 bits *)
(* Repeat operation performed for bytes 2 through 6 *)
DEST[63:56] $\leftarrow(S R C[63: 56]+\operatorname{DEST}[63: 56]+1) \gg 1$;
PAVGW (with 64-bit operands)
DEST[15:0] $\leftarrow(S R C[15: 0]+\operatorname{DEST}[15: 0]+1) \gg 1$; (* Temp sum before shifting is 17 bits *)
(* Repeat operation performed for words 2 and 3 *)
DEST[63:48] $\leftarrow(S R C[63: 48]+\operatorname{DEST[63:48]~+~1)~\gg ~1;~}$

## PAVGB (with 128-bit operands)

DEST[7:0] $\leftarrow(S R C[7: 0]+\operatorname{DEST}[7: 0]+1) \gg 1$; (* Temp sum before shifting is 9 bits *)
(* Repeat operation performed for bytes 2 through 14 *)
DEST[127:120] $\leftarrow(S R C[127: 120]+$ DEST[127:120] + 1) >> 1;

## PAVGW (with 128-bit operands)

DEST[15:0] $\leftarrow(S R C[15: 0]+\operatorname{DEST}[15: 0]+1) \gg 1$; (* Temp sum before shifting is 17 bits *)
(* Repeat operation performed for words 2 through 6 *)
DEST[127:112] $\leftarrow(S R C[127: 112]+\operatorname{DEST[127:112]~+~1)~\gg ~1;~}$
VPAVGB (VEX. 128 encoded version)
DEST[7:0] < (SRC1[7:0] + SRC2[7:0] + 1) >> 1;
(* Repeat operation performed for bytes 2 through 15 *)
DEST[127:120] ↔ (SRC1[127:120] + SRC2[127:120] + 1) >> 1
DEST[VLMAX-1:128] $\leftarrow 0$

## VPAVGW (VEX. 128 encoded version)

DEST[15:0] < (SRC1[15:0] + SRC2[15:0] + 1) >> 1;
(* Repeat operation performed for 16-bit words 2 through 7 *)
DEST[127:112] $\leftarrow(S R C 1[127: 112]+$ SRC2[127:112] + 1) >> 1
DEST[VLMAX-1:128] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalent

PAVGB __m64 _mm_avg_pu8 (__m64 a, __m64 b)
PAVGW __m64 _mm_avg_pu16 (__m64 a, __m64 b)
PAVGB __m128i _mm_avg_epu8 ( __m128i a, __m128i b)
PAVGW __m128i _mm_avg_epu16 ( __m128i a, __m128i b)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PBLENDVB - Variable Blend Packed Bytes

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3810 /г PBLENDVB xmm1, xmm2/m128, <XMMO> | A | V/V | SSE4_1 | Select byte values from $x m m 1$ and $x m m 2 / m 128$ from mask specified in the high bit of each byte in $X M M O$ and store the values into xmm 1 . |
| VEX.NDS.128.66.0F3A.WO 4C/r/is4 VPBLENDVB xmm1, xmm2, xmm3/m128, xmm4 | B | V/V | AVX | Select byte values from xmm2 and $x m m 3 / m 128$ using mask bits in the specified mask register, xmm4, and store the values into xmm 1 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | <XMMO> | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Conditionally copies byte elements from the source operand (second operand) to the destination operand (first operand) depending on mask bits defined in the implicit third register argument, XMMO. The mask bits are the most significant bit in each byte element of the XMMO register.

If a mask bit is "1", then the corresponding byte element in the source operand is copied to the destination, else the byte element in the destination operand is left unchanged.
The register assignment of the implicit third operand is defined to be the architectural register XMMO.
128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined to be the architectural register XMMO. An attempt to execute PBLENDVB with a VEX prefix will cause \#UD.
VEX. 128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand is an XMM register or 128-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. The upper bits (VLMAX-1:128) of the corresponding YMM
register (destination register) are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD. VEX.W must be 0, otherwise, the instruction will \#UD.
VPBLENDVB permits the mask to be any XMM or YMM register. In contrast, PBLENDVB treats XMMO implicitly as the mask and do not support non-destructive destination operation. An attempt to execute PBLENDVB encoded with a VEX prefix will cause a \#UD exception.

## Operation

PBLENDVB (128-bit Legacy SSE version)
MASK $\leftarrow$ XMMO
IF (MASK[7] = 1) THEN DEST[7:0] $\leftarrow$ SRC[7:0];
ELSE DEST[7:0] ↔ DEST[7:0];
IF (MASK[15] = 1) THEN DEST[15:8] $\leftarrow \operatorname{SRC}[15: 8] ;$
ELSE DEST[15:8] < DEST[15:8];
IF (MASK[23] = 1) THEN DEST[23:16] $\leftarrow$ SRC[23:16]
ELSE DEST[23:16] Һ DEST[23:16];
IF (MASK[31] = 1) THEN DEST[31:24] \& SRC[31:24]
ELSE DEST[31:24] < DEST[31:24];
IF (MASK[39] = 1) THEN DEST[39:32] $\leqslant ~ S R C[39: 32] ~$
ELSE DEST[39:32] < DEST[39:32];
IF (MASK[47] = 1) THEN DEST[47:40] $\leftarrow \operatorname{SRC[47:40]~}$
ELSE DEST[47:40] $\leftarrow$ DEST[47:40];
IF (MASK[55] = 1) THEN DEST[55:48] $\leftarrow \operatorname{SRC[55:48]~}$
ELSE DEST[55:48] < DEST[55:48];
IF (MASK[63] = 1) THEN DEST[63:56] $\leqslant ~ S R C[63: 56]$
ELSE DEST[63:56] \& DEST[63:56];
IF (MASK[71] = 1) THEN DEST[71:64] $\leftarrow \operatorname{SRC[71:64]~}$
ELSE DEST[71:64] \& DEST[71:64];
IF (MASK[79] = 1) THEN DEST[79:72] $\leftarrow \operatorname{SRC[79:72]~}$
ELSE DEST[79:72] < DEST[79:72];
IF (MASK[87] = 1) THEN DEST[87:80] $\leftarrow ~ S R C[87: 80] ~$
ELSE DEST[87:80] < DEST[87:80];
IF (MASK[95] = 1) THEN DEST[95:88] $\leftarrow$ SRC[95:88]
ELSE DEST[95:88] $\leftarrow ~ D E S T[95: 88] ;$
IF (MASK[103] = 1) THEN DEST[103:96] $\leftarrow \operatorname{SRC}[103: 96]$
ELSE DEST[103:96] $\leftarrow \quad$ DEST[103:96];
IF (MASK[111] = 1) THEN DEST[111:104] $\leftarrow \operatorname{SRC[111:104]~}$
ELSE DEST[111:104] < DEST[111:104];
IF (MASK[119] = 1) THEN DEST[119:112] $\leftarrow ~ S R C[119: 112]$
ELSE DEST[119:112] $\leftarrow$ DEST[119:112];
IF (MASK[127] = 1) THEN DEST[127:120] $\leqslant ~ S R C[127: 120]$
ELSE DEST[127:120] \& DEST[127:120])

DEST[VLMAX-1:128] (Unmodified)

## VPBLENDVB (VEX. 128 encoded version)

MASK $\leftarrow$ SRC3
IF (MASK[7] = 1) THEN DEST[7:0] $\leftarrow ~ S R C 2[7: 0] ;$
ELSE DEST[7:0] \& SRC1[7:0];
IF (MASK[15] = 1) THEN DEST[15:8] \& SRC2[15:8];
ELSE DEST[15:8] < SRC1[15:8];
IF (MASK[23] = 1) THEN DEST[23:16] $\leftarrow$ SRC2[23:16]
ELSE DEST[23:16] < SRC1[23:16];
IF (MASK[31] = 1) THEN DEST[31:24] $\leftarrow$ SRC2[31:24]
ELSE DEST[31:24] \& SRC1[31:24];
IF (MASK[39] = 1) THEN DEST[39:32] $\leqslant$ SRC2[39:32]
ELSE DEST[39:32] $\leftarrow$ SRC1[39:32];
IF (MASK[47] = 1) THEN DEST[47:40] $\leftarrow$ SRC2[47:40]
ELSE DEST[47:40] < SRC1[47:40];
IF (MASK[55] = 1) THEN DEST[55:48] $\leqslant$ SRC2[55:48]
ELSE DEST[55:48] < SRC1[55:48];
IF (MASK[63] = 1) THEN DEST[63:56] $\leftarrow ~ S R C 2[63: 56] ~$
ELSE DEST[63:56] < SRC1[63:56];
IF (MASK[71] = 1) THEN DEST[71:64] \& SRC2[71:64]
ELSE DEST[71:64] $\leftarrow$ SRC1[71:64];
IF (MASK[79] = 1) THEN DEST[79:72] $\leqslant$ SRC2[79:72]
ELSE DEST[79:72] < SRC1[79:72];
IF (MASK[87] = 1) THEN DEST[87:80] $\leftarrow$ SRC2[87:80]
ELSE DEST[87:80] < SRC1[87:80];
IF (MASK[95] = 1) THEN DEST[95:88] $\leqslant$ SRC2[95:88]
ELSE DEST[95:88] $\leftarrow \operatorname{SRC1[95:88];~}$
IF (MASK[103] = 1) THEN DEST[103:96] $\leqslant$ SRC2[103:96]
ELSE DEST[103:96] $\leqslant \quad$ SRC1[103:96];
IF (MASK[111] = 1) THEN DEST[111:104] $\leftarrow$ SRC2[111:104]
ELSE DEST[111:104] \& SRC1[111:104];
IF (MASK[119] = 1) THEN DEST[119:112] $\leftarrow \operatorname{SRC2[119:112]~}$
ELSE DEST[119:112] \& SRC1[119:112];
IF (MASK[127] = 1) THEN DEST[127:120] $\leftarrow ~ S R C 2[127: 120] ~$
ELSE DEST[127:120] $\leftarrow$ SRC1[127:120])
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
PBLENDVB $\qquad$ m128i _mm_blendv_epi8 (__m128i v1, __m128i v2, __m128i mask);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UDIf $V E X . W=1$.

## PBLENDW - Blend Packed Words

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF ЗA OE /г ib PBLENDW xmm1, xmm2/m128, imm8 | A | V/V | SSE4_1 | Select words from xmm1 and $x m m 2 / m 128$ from mask specified in imm8 and store the values into $x \mathrm{~mm} 1$. |
| VEX.NDS.128.6 VPBLENDW <br> 6.0F3A.WIG OE $x m m 1, x m m 2$, <br> $/\ulcorner$ ib $x m m 3 / \mathrm{m} 128$, <br>  imm8 | B | V/V | AVX | Select words from xmm2 and $x m m 3 / m 128$ from mask specified in imm8 and store the values into xmm 1 . |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Conditionally copies word elements from the source operand (second operand) to the destination operand (first operand) depending on the immediate byte (third operand). Each bit of Imm8 correspond to a word element.

If a bit is "1", then the corresponding word element in the source operand is copied to the destination, else the word element in the destination operand is left unchanged.
128-bit Legacy SSE version: Bits (VLMAX-1:1288) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PBLENDW (128-bit Legacy SSE version)
IF (imm8[0] = 1) THEN DEST[15:0] $\leftarrow$ SRC[15:0]
ELSE DEST[15:0] \& DEST[15:0]
IF (imm8[1] = 1) THEN DEST[31:16] $\leftarrow ~ S R C[31: 16] ~$
ELSE DEST[31:16] \& DEST[31:16]
IF (imm8[2] = 1) THEN DEST[47:32] $\leftarrow$ SRC[47:32]
ELSE DEST[47:32] < DEST[47:32]
IF (imm8[3] = 1) THEN DEST[63:48] $\leftarrow ~ S R C[63: 48]$

ELSE DEST[63:48] < DEST[63:48]
IF (imm8[4] = 1) THEN DEST[79:64] $\leqslant$ SRC[79:64]
ELSE DEST[79:64] < DEST[79:64]
IF (imm8[5] = 1) THEN DEST[95:80] $\leftarrow \operatorname{SRC}[95: 80]$
ELSE DEST[95:80] < DEST[95:80]
IF (imm8[6] = 1) THEN DEST[111:96] $\leftarrow \operatorname{SRC}[111: 96]$
ELSE DEST[111:96] \& DEST[111:96]
IF (imm8[7] = 1) THEN DEST[127:112] $\leftarrow ~ S R C[127: 112]$
ELSE DEST[127:112] \& DEST[127:112]

## VPBLENDW (VEX. 128 encoded version)

IF (imm8[0] = 1) THEN DEST[15:0] $\leftarrow$ SRC2[15:0]
ELSE DEST[15:0] $\leftarrow$ SRC1[15:0]
IF (imm8[1] = 1) THEN DEST[31:16] $\leftarrow$ SRC2[31:16]
ELSE DEST[31:16] $\leftarrow$ SRC1[31:16]
IF (imm8[2] = 1) THEN DEST[47:32] $\leftarrow$ SRC2[47:32]
ELSE DEST[47:32] $\leftarrow \operatorname{SRC1}[47: 32]$
IF (imm8[3] = 1) THEN DEST[63:48] $\leftarrow$ SRC2[63:48]
ELSE DEST[63:48] $\leftarrow \operatorname{SRC1}[63: 48]$
IF (imm8[4] = 1) THEN DEST[79:64] $\leftarrow$ SRC2[79:64]
ELSE DEST[79:64] < SRC1[79:64]
IF (imm8[5] = 1) THEN DEST[95:80] $\leftarrow$ SRC2[95:80]
ELSE DEST[95:80] $\leftarrow \operatorname{SRC1}[95: 80]$
IF (imm8[6] = 1) THEN DEST[111:96] $\leftarrow$ SRC2[111:96]
ELSE DEST[111:96] $\leftarrow$ SRC1[111:96]
IF (imm8[7] = 1) THEN DEST[127:112] $\leftarrow$ SRC2[127:112]
ELSE DEST[127:112] $\leftarrow$ SRC1[127:112]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PBLENDW __m128i _mm_blend_epi16 (__m128i v1, __m128i v2, const int mask);
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PCLMULQDQ - Carry-Less Multiplication Quadword

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID <br> Feature <br> Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 3 A $44 /$ / ib PCLMULQDQ xmm1, xmm2/m128, imm8 | A | V/V | CLMUL | Carry-less multiplication of one quadword of $x \mathrm{~mm} 1$ by one quadword of xmm2/m128, stores the 128 -bit result in xmm1. The immediate is used to determine which quadwords of xmm1 and $x m m 2 / m 128$ should be used. |
| VEX.NDS.128.66.0F3A.WIG 44 /г ib VPCLMULQDQ xmm1, xmm2, xmm3/m128, imm8 | B | V/V | Both CLMUL and AVX flags | Carry-less multiplication of one quadword of $x \mathrm{~mm} 2$ by one quadword of xmm3/m128, stores the 128 -bit result in xmm 1 . The immediate is used to determine which quadwords of xmm2 and $\mathrm{xmm3} / \mathrm{m} 128$ should be used. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a carry-less multiplication of two quadwords, selected from the first source and second source operand according to the value of the immediate byte. Bits 4 and 0 are used to select which 64-bit half of each operand to use according to Table 4-10, other bits of the immediate byte are ignored.

Table 4-10. PCLMULQDQ Quadword Selection of Immediate Byte

| Imm[4] | Imm[0] | PCLMULQDQ Operation |
| :--- | :--- | :--- |
| 0 | 0 | CL_MUL( SRC2 ${ }^{1}$ [63:0], SRC1[63:0] ) |
| 0 | 1 | CL_MUL( SRC2[63:0], SRC1[127:64] ) |
| 1 | 0 | CL_MUL( SRC2[127:64], SRC1[63:0] ) |
| 1 | 1 | CL_MUL( SRC2[127:64], SRC1[127:64] ) |

## NOTES:

1. SRC2 denotes the second source operand, which can be a register or memory; SRC1 denotes the first source and destination operand.

The first source operand and the destination operand are the same and must be an XMM register. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

Compilers and assemblers may implement the following pseudo-op syntax to simply programming and emit the required encoding for Imm8.

Table 4-11. Pseudo-Op and PCLMULQDQ Implementation

| Pseudo-Op | Imm8 Encoding |
| :--- | :--- |
| PCLMULLQLQDQ $x m m 1, x m m 2$ | 0000_0000B |
| PCLMULHQLQDQ $x m m 1, x m m 2$ | 0000_0001B |
| PCLMULLQHDQ $x m m 1, x m m 2$ | 0001_0000B |
| PCLMULHQHDQ $\times m m 1, x m m 2$ | 0001_0001B |

## Operation

```
PCLMULQDQ
IF (Imm8[0] = 0 )
    THEN
    TEMP1 < SRC1 [63:0];
    ELSE
        TEMP1 < SRC1 [127:64];
FI
IF (Imm8[4] = 0 )
    THEN
        TEMP2 < SRC2 [63:0];
    ELSE
        TEMP2 < SRC2 [127:64];
FI
For i=0 to 63 {
    TmpB [ i ] < (TEMP1[ 0 ] and TEMP2[ i ]);
    For j = 1 to i{
        TmpB [ i ] < TmpB [ i ] xor (TEMP1[j ] and TEMP2[ i - j ])
    }
    DEST[ i ] < TmpB[ i ];
}
For i=64 to 126 {
```

```
    TmpB [ i ] < 0;
    For j = i - 63 to 63 {
        TmpB [ i ] < TmpB [ i ] xor (TEMP1[ j ] and TEMP2[ i - j ])
    }
    DEST[i] & TmpB[i];
}
DEST[127] <0;
DEST[VLMAX-1:128] (Unmodified)
```


## VPCLMULQDQ

```
IF (Imm8[0] = 0 )
    THEN
        TEMP1 \leftarrow SRC1 [63:0];
    ELSE
        TEMP1 < SRC1 [127:64];
FI
IF (Imm8[4] = 0 )
    THEN
        TEMP2 < SRC2 [63:0];
    ELSE
        TEMP2 < SRC2 [127:64];
FI
For i= 0 to 63 {
    TmpB [ i ] < (TEMP1[ 0 ] and TEMP2[ i ]);
    For j = 1 to i{
```



```
    }
    DEST[i] < TmpB[i];
}
For i= 64 to 126 {
    TmpB [ i ] < 0;
    Forj = i-63 to 63 {
        TmpB [i] & TmpB [i] xor (TEMP1[j ] and TEMP2[ i - j ])
    }
    DEST[i] < TmpB[i];
}
DEST[VLMAX-1:127] <0;
Intel C/C++ Compiler Intrinsic Equivalent
(V)PCLMULQDQ __m128i _mm_clmulepi64_si128 (__m128i, __m128i, const int)
```

INSTRUCTION SET REFERENCE, N-Z

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4.

## PCMPEQB/PCMPEQW/PCMPEQD- Compare Packed Data for Equal

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $74 / \Gamma^{1}$ <br> PCMPEQB mm, mm/m64 | A | V/V | MMX | Compare packed bytes in $\mathrm{mm} / \mathrm{m} 64$ and mm for equality. |
| 66 0F 74 /г <br> PCMPEQB $x m m 1, x m m 2 / m 128$ | A | V/V | SSE2 | Compare packed bytes in $x m m 2 / m 128$ and xmm 1 for equality. |
| OF $75 / \Gamma^{1}$ <br> PCMPEQW mm, mm/m64 | A | V/V | MMX | Compare packed words in $\mathrm{mm} / \mathrm{m} 64$ and mm for equality. |
| 66 0F 75 /r <br> PCMPEQW xmm1, xmm2/m128 | A | V/V | SSE2 | Compare packed words in $x m m 2 / m 128$ and $x m m 1$ for equality. |
| $\begin{aligned} & \text { OF } 76 / \Gamma^{1} \\ & \text { PCMPEQD mm, mm/m64 } \end{aligned}$ | A | V/V | MMX | Compare packed doublewords in mm/m64 and $m m$ for equality. |
| 66 0F 76 /г <br> PCMPEQD xmm1, xmm2/m128 | A | V/V | SSE2 | Compare packed doublewords in xmm2/m128 and xmm1 for equality. |
| VEX.NDS.128.66.0F.WIG 74 /г VPCMPEQB xmm1, xmm2, xmm3 /m128 | B | V/V | AVX | Compare packed bytes in xmm3/m128 and $x m m 2$ for equality. |
| VEX.NDS.128.66.0F.WIG 75 /r VPCMPEQW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed words in xmm3/m128 and xmm2 for equality. |
| VEX.NDS.128.66.0F.WIG 76 /r VPCMPEQD xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed doublewords in $x m m 3 / m 128$ and $x m m 2$ for equality. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Performs a SIMD compare for equality of the packed bytes, words, or doublewords in the destination operand (first operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0 s . The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
The PCMPEQB instruction compares the corresponding bytes in the destination and source operands; the PCMPEQW instruction compares the corresponding words in the destination and source operands; and the PCMPEQD instruction compares the corresponding doublewords in the destination and source operands.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
PCMPEQB (with 64-bit operands)
    IF DEST[7:0] = SRC[7:0]
        THEN DEST[7:0) \leftarrowFFH;
        ELSE DEST[7:0] \leftarrow0; FI;
    (* Continue comparison of 2nd through 7th bytes in DEST and SRC *)
    IF DEST[63:56] = SRC[63:56]
        THEN DEST[63:56] \leftarrowFFH;
        ELSE DEST[63:56] \leftarrow0; FI;
```

PCMPEQB (with 128-bit operands)
IF DEST[7:0] = SRC[7:0]
THEN DEST[7:0) $\leftarrow \mathrm{FFH}$;
ELSE DEST[7:0] $\leftarrow 0$; FI;
(* Continue comparison of 2nd through 15th bytes in DEST and SRC *)
IF DEST[127:120] = SRC[127:120]
THEN DEST[127:120] $\leftarrow$ FFH;

ELSE DEST[127:120] $\leftarrow 0$; FI;

```
PCMPEQW (with 64-bit operands)
    IF DEST[15:0] = SRC[15:0]
        THEN DEST[15:0] \leftarrowFFFFH;
        ELSE DEST[15:0] \leftarrow0; Fl;
    (* Continue comparison of 2nd and 3rd words in DEST and SRC *)
    IF DEST[63:48] = SRC[63:48]
    THEN DEST[63:48] \leftarrowFFFFH;
    ELSE DEST[63:48]\leftarrow0; FI;
PCMPEQW (with 128-bit operands)
    IF DEST[15:0] = SRC[15:0]
        THEN DEST[15:0] \leftarrowFFFFH;
        ELSE DEST[15:0] \leftarrow0; Fl;
    (* Continue comparison of 2nd through 7th words in DEST and SRC *)
    IF DEST[127:112] = SRC[127:112]
        THEN DEST[127:112]}\leftarrowFFFFH
        ELSE DEST[127:112]\leftarrow0; FI;
PCMPEQD (with 64-bit operands)
    IF DEST[31:0] = SRC[31:0]
        THEN DEST[31:0] \leftarrowFFFFFFFFFH;
        ELSE DEST[31:0] \leftarrow0; FI;
    IF DEST[63:32] = SRC[63:32]
        THEN DEST[63:32] \leftarrowFFFFFFFFH;
        ELSE DEST[63:32] \leftarrow0; FI;
PCMPEQD (with 128-bit operands)
    IF DEST[31:0] = SRC[31:0]
        THEN DEST[31:0] \leftarrowFFFFFFFFFH;
        ELSE DEST[31:0] \leftarrow0; Fl;
    (* Continue comparison of 2nd and 3rd doublewords in DEST and SRC *)
    IF DEST[127:96] = SRC[127:96]
        THEN DEST[127:96] \leftarrowFFFFFFFFFH;
        ELSE DEST[127:96] \leftarrow0; FI;
```

VPCMPEQB (VEX. 128 encoded version)
DEST[127:0] <COMPARE_BYTES_EQUAL(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
VPCMPEQW (VEX. 128 encoded version)
DEST[127:0] <COMPARE_WORDS_EQUAL(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

## VPCMPEQD (VEX. 128 encoded version) <br> DEST[127:0] <COMPARE_DWORDS_EQUAL(SRC1,SRC2) <br> DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalents
PCMPEQB __m64 _mm_cmpeq_pi8 (__m64 m1, __m64 m2)
PCMPEQW __m64 _mm_cmpeq_pi16 (__m64 m1, __m64 m2)
PCMPEQD __m64 _mm_cmpeq_pi32 (__m64 m1, __m64 m2)
PCMPEQB __m128i _mm_cmpeq_epi8 ( __m128i a, __m128i b)
PCMPEQW __m128i _mm_cmpeq_epi16 ( __m128i a, __m128i b)
PCMPEQD __m128i _mm_cmpeq_epi32 ( __m128i a, __m128i b)

## Flags Affected

None.

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PCMPEQQ - Compare Packed Qword Data for Equal

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3829 /г PCMPEQQ xmm1, xmm2/m128 | A | V/V | SSE4_1 | Compare packed qwords in xmm2/m128 and xmm1 for equality. |
| VEX.NDS.128.66.0F38.WIG 29 /г VPCMPEQQ xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed quadwords in $x \mathrm{~mm} 3 / \mathrm{m} 128$ and xmm 2 for equality. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD compare for equality of the packed quadwords in the destination operand (first operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data element in the destination is set to all 1 s ; otherwise, it is set to 0 s .
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

IF (DEST[63:0] = SRC[63:0])
THEN DEST[63:0] $\leftarrow$ FFFFFFFFFFFFFFFFFH;
ELSE DEST[63:0] $\leftarrow 0$; Fl;
IF (DEST[127:64] = SRC[127:64])
THEN DEST[127:64] < FFFFFFFFFFFFFFFFFH;
ELSE DEST[127:64] $\leqslant 0$; Fl;
VPCMPEQQ (VEX. 128 encoded version)
DEST[127:0] <COMPARE_QWORDS_EQUAL(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PCMPEQQ __m128i _mm_cmpeq_epi64(__m128i a, __m128i b);
Flags AffectedNone.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.

## PCMPESTRI - Packed Compare Explicit Length Strings, Return Index

Opcode/
Instruction
66 OF 3A $61 /$ /r imm8
PCMPESTRI xmm1, xmm2/m128,
imm8

VEX.128.66.0F3A 61 /r ib
VPCMPESTRI $x m m 1, x m m 2 / m 128$, imm8

| Op/ | 64/32 bit | CPUID | Description |
| :--- | :--- | :--- | :--- |
| En | Mode | Feature |  |

Support Flag
A V/V SSE4_2 Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX.

Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r) | ModRM:r/m (r) | imm8 | NA |

## Description

The instruction compares and processes data from two string fragments based on the encoded value in the Imm8 Control Byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM"), and generates an index stored to the count register (ECX/RCX).
Each string fragment is represented by two values. The first value is an xmm (or possibly m 128 for the second operand) which contains the data elements of the string (byte or word data). The second value is stored in an input length register. The input length register is EAX/RAX (for xmm1) or EDX/RDX (for xmm2/m128). The length represents the number of bytes/words which are valid for the respective $\mathrm{xmm} / \mathrm{m} 128$ data.

The length of each input is interpreted as being the absolute-value of the value in the length register. The absolute-value computation saturates to 16 (for bytes) and 8 (for words), based on the value of imm8[bit3] when the value in the length register is greater than 16 (8) or less than -16 (-8).
The comparison and aggregation operations are performed according to the encoded value of Imm8 bit fields (see Section 4.1). The index of the first (or last, according to imm8[6]) set bit of IntRes2 (see Section 4.1.4) is returned in ECX. If no bits are set in IntRes2, ECX is set to 16 (8).
Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

CFlag - Reset if IntRes2 is equal to zero, set otherwise

ZFlag - Set if absolute-value of EDX is < 16 (8), reset otherwise
SFlag - Set if absolute-value of EAX is < 16 (8), reset otherwise
OFlag - IntRes2[0]
AFlag-Reset
PFlag - Reset

## Effective Operand Size

| Operating <br> mode/size | Operand 1 | Operand 2 | Length 1 | Length 2 | Result |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 16 bit | $x m m$ | $x m m / m 128$ | EAX | EDX | ECX |
| 32 bit | $x m m$ | $x m m / m 128$ | EAX | EDX | ECX |
| 64 bit | $x m m$ | $x m m / m 128$ | EAX | EDX | ECX |
| 64 bit + REX.W | $x m m$ | $x m m / m 128$ | RAX | RDX | RCX |

Intel C/C++ Compiler Intrinsic Equivalent For Returning Index int _mm_cmpestri (__m128i a, int la,__m128i b, int lb, const int mode);

## Intel C/C++ Compiler Intrinsics For Reading EFlag Results

int _mm_cmpestra (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrc (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestro (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrs (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrz (__m128i a, int la, __m128i b, int lb, const int mode);

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv $!=1111 \mathrm{~B}$.

## PCMPESTRM - Packed Compare Explicit Length Strings, Return Mask

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A $60 /\ulcorner$ imm8 PCMPESTRM xmm1, xmm2/m128, imm8 | A | V/V | SSE4_2 | Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMMO |
| VEX.128.66.0F3A $60 /$ / ib VPCMPESTRM xmm1, xmm2/m128, imm8 | A | V/V | AVX | Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMMO. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r) | ModRM:r/m (r) | imm8 | NA |

## Description

The instruction compares data from two string fragments based on the encoded value in the imm8 contol byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM"), and generates a mask stored to XMMO.

Each string fragment is represented by two values. The first value is an xmm (or possibly m128 for the second operand) which contains the data elements of the string (byte or word data). The second value is stored in an input length register. The input length register is EAX/RAX (for xmm1) or EDX/RDX (for xmm2/m128). The length represents the number of bytes/words which are valid for the respective xmm/m128 data.

The length of each input is interpreted as being the absolute-value of the value in the length register. The absolute-value computation saturates to 16 (for bytes) and 8 (for words), based on the value of imm8[bit3] when the value in the length register is greater than 16 (8) or less than -16 (-8).
The comparison and aggregation operations are performed according to the encoded value of Imm8 bit fields (see Section 4.1). As defined by imm8[6], IntRes2 is then either stored to the least significant bits of XMMO (zero extended to 128 bits) or expanded into a byte/word-mask and then stored to XMMO.

Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

CFlag - Reset if IntRes2 is equal to zero, set otherwise

```
ZFlag - Set if absolute-value of EDX is < 16 (8), reset otherwise
SFlag - Set if absolute-value of EAX is < 16 (8), reset otherwise
OFlag -IntRes2[0]
AFlag - Reset
PFlag - Reset
```

Note: In VEX. 128 encoded versions, bits (VLMAX-1:128) of XMMO are zeroed.
VEX.vVVv is reserved and must be 1111b, VEX.L must be 0 , otherwise the instruction will \#UD.

## Effective Operand Size

| Operating <br> mode/size | Operand1 | Operand 2 | Length1 | Length2 | Result |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 16 bit | xmm | xmm/m128 | EAX | EDX | XMMO |
| 32 bit | xmm | xmm/m128 | EAX | EDX | XMMO |
| 64 bit | xmm | xmm/m128 | EAX | EDX | XMMO |
| 64 bit + REX.W | xmm | $x m m / m 128$ | RAX | RDX | XMMO |

## Intel C/C++ Compiler Intrinsic Equivalent For Returning Mask

__m128i _mm_cmpestrm (__m128i a, int la, __m128i b, int lb, const int mode);

## Intel C/C++ Compiler Intrinsics For Reading EFlag Results

int _mm_cmpestra (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrc (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestro (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrs (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrz (__m128i a, int la, __m128i b, int lb, const int mode);

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv $!=1111 \mathrm{~B}$.

## PCMPGTB/PCMPGTW/PCMPGTD—Compare Packed Signed Integers for Greater Than

| Opcode/ Instruction |  | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID <br> Feature flag | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OF } 64 / \Gamma^{1} \\ & \text { PCMPGTB mm, } \end{aligned}$ | /m64 | A | V/V | MMX | Compare packed signed byte integers in mm and $\mathrm{mm} / \mathrm{m} 64$ for greater than. |
| 66 0F 64 /r PCMPGTB $x m m$ | xmm2/m128 | A | V/V | SSE2 | Compare packed signed byte integers in $x m m 1$ and xmm2/m128 for greater than. |
| OF $65 / \Gamma^{1}$ PCMPGTW mm, | /m64 | A | V/V | MMX | Compare packed signed word integers in mm and $\mathrm{mm} / \mathrm{m} 64$ for greater than. |
| 66 0F 65 /r PCMPGTW xmm | xmm2/m128 | A | V/V | SSE2 | Compare packed signed word integers in xmm1 and xmm2/m128 for greater than. |
| $\begin{aligned} & \text { OF } 66 / r^{1} \\ & \text { PCMPGTD mm, } n \end{aligned}$ | ו/m64 | A | V/V | MMX | Compare packed signed doubleword integers in mm and $\mathrm{mm} / \mathrm{m} 64$ for greater than. |
| $\begin{aligned} & 66 \text { OF } 66 / г \\ & \text { PCMPGTD xmm1 } \end{aligned}$ | xmm2/m128 | A | V/V | SSE2 | Compare packed signed doubleword integers in $x m m 1$ and $x m m 2 / m 128$ for greater than. |
| VEX.NDS. 128.6 6.OF.WIG 64 /r | VPCMPGTB xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed signed byte integers in xmm2 and xmm3/m128 for greater than. |
| VEX.NDS. 128.6 6.0F.WIG 65 / | VPCMPGTW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed signed word integers in xmm2 and xmm3/m128 for greater than. |


| VEX.NDS.128.6 | VPCMPGTDxmm1, B <br> xmm2, | V/V AVX | Compare packed signed <br> dmm3/m128 |  |
| :--- | :--- | :--- | :--- | :--- | | doubleword integers in |
| :--- |
| xmm2 and xmm3/m128 for |
| greater than. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Performs a SIMD signed compare for the greater value of the packed byte, word, or doubleword integers in the destination operand (first operand) and the source operand (second operand). If a data element in the destination operand is greater than the corresponding date element in the source operand, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

The PCMPGTB instruction compares the corresponding signed byte integers in the destination and source operands; the PCMPGTW instruction compares the corresponding signed word integers in the destination and source operands; and the PCMPGTD instruction compares the corresponding signed doubleword integers in the destination and source operands.

In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PCMPGTB (with 64-bit operands)

IF DEST[7:0] > SRC[7:0]
THEN DEST[7:0) $\leftarrow \mathrm{FFH}$;

```
            ELSE DEST[7:0]}\leftarrow0; FI
(* Continue comparison of 2nd through 7th bytes in DEST and SRC *)
IF DEST[63:56] > SRC[63:56]
    THEN DEST[63:56] \leftarrowFFH;
    ELSE DEST[63:56] \leftarrow0; FI;
PCMPGTB (with 128-bit operands)
    IF DEST[7:0] > SRC[7:0]
    THEN DEST[7:0) \leftarrowFFH;
    ELSE DEST[7:0] \leftarrow0; FI;
    (* Continue comparison of 2nd through 15th bytes in DEST and SRC *)
    IF DEST[127:120] > SRC[127:120]
    THEN DEST[127:120] \leftarrowFFH;
    ELSE DEST[127:120]}\leftarrow0; FI
PCMPGTW (with 64-bit operands)
    IF DEST[15:0] > SRC[15:0]
    THEN DEST[15:0]\leftarrowFFFFFH;
    ELSE DEST[15:0] \leftarrow0; Fl;
    (* Continue comparison of 2nd and 3rd words in DEST and SRC *)
    IF DEST[63:48] > SRC[63:48]
    THEN DEST[63:48] \leftarrowFFFFH;
    ELSE DEST[63:48]\leftarrow0; FI;
PCMPGTW (with 128-bit operands)
    IF DEST[15:0] > SRC[15:0]
        THEN DEST[15:0] \leftarrowFFFFH;
        ELSE DEST[15:0] \leftarrow0; FI;
    (* Continue comparison of 2nd through 7th words in DEST and SRC *)
    IF DEST[63:48] > SRC[127:112]
    THEN DEST[127:112] \leftarrowFFFFH;
    ELSE DEST[127:112]\leftarrow0; FI;
PCMPGTD (with 64-bit operands)
    IF DEST[31:0] > SRC[31:0]
        THEN DEST[31:0] \leftarrowFFFFFFFFFH;
        ELSE DEST[31:0] \leftarrow0; Fl;
    IF DEST[63:32] > SRC[63:32]
        THEN DEST[63:32] \leftarrowFFFFFFFFH;
        ELSE DEST[63:32] \leftarrow0; FI;
PCMPGTD (with 128-bit operands)
    IF DEST[31:0] > SRC[31:0]
        THEN DEST[31:0] \leftarrowFFFFFFFFFH;
    ELSE DEST[31:0] \leftarrow0; FI;
```

```
(* Continue comparison of 2nd and 3rd doublewords in DEST and SRC *)
IF DEST[127:96] > SRC[127:96]
    THEN DEST[127:96] \leftarrowFFFFFFFFFH;
    ELSE DEST[127:96]}\leftarrow0; FI
```

VPCMPGTB (VEX. 128 encoded version)
DEST[127:0] <COMPARE_BYTES_GREATER(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

VPCMPGTW (VEX. 128 encoded version)
DEST[127:0] <COMPARE_WORDS_GREATER(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
VPCMPGTD (VEX. 128 encoded version)
DEST[127:0] <COMPARE_DWORDS_GREATER(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalents
PCMPGTB __m64 _mm_cmpgt_pi8 (__m64 m1, __m64 m2)
PCMPGTW __m64 _mm_pcmpgt_pi16 (__m64 m1, __m64 m2)
DCMPGTD __m64 _mm_pcmpgt_pi32 (__m64 m1, __m64 m2)
PCMPGTB __m128i _mm_cmpgt_epi8 ( __m128i a, __m128i b)
PCMPGTW __m128i _mm_cmpgt_epi16 ( __m128i a, __m128i b)
DCMPGTD __m128i _mm_cmpgt_epi32 ( __m128i a, __m128i b)

## Flags Affected

None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PCMPGTQ - Compare Packed Data for Greater Than

| Opcode/ Instruction | Op/ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $3837 / r$ PCMPGTQ xmm1,xmm2/m128 | A | V/V | SSE4_2 | Compare packed qwords in $x m m 2 / m 128$ and $x m m 1$ for greater than. |
| VEX.NDS.128.66.0F38.WIG 37 /г VPCMPGTQ xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed signed qwords in xmm2 and xmm3/m128 for greater than. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD compare for the packed quadwords in the destination operand (first operand) and the source operand (second operand). If the data element in the first (destination) operand is greater than the corresponding element in the second (source) operand, the corresponding data element in the destination is set to all 1 s ; otherwise, it is set to 0 s.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
IF (DEST[63-0] > SRC[63-0])
    THEN DEST[63-0] \leftarrow FFFFFFFFFFFFFFFFFH;
    ELSE DEST[63-0] <0; FI
IF (DEST[127-64] > SRC[127-64])
    THEN DEST[127-64] < FFFFFFFFFFFFFFFFFH;
    ELSE DEST[127-64] < 0; FI
```

VPCMPGTQ (VEX. 128 encoded version)
DEST[127:0] <COMPARE_QWORDS_GREATER(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

# Intel C/C++ Compiler Intrinsic Equivalent <br> PCMPGTQ __m128i _mm_cmpgt_epi64(__m128i a,__m128i b) <br> Flags Affected <br> None. 

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PCMPISTRI - Packed Compare Implicit Length Strings, Return Index

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A $63 / \mathrm{rimm} 8$ PCMPISTRI $x m m 1, x m m 2 / m 128$, imm8 | A | V/V | SSE4_2 | Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX. |
| VEX.128.66.0F3A.WIG $63 / г$ ib VPCMPISTRI $x m m 1$, xmm2/m128, imm8 | A | V/V | AVX | Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r) | ModRM:r/m (r) | imm8 | NA |

## Description

The instruction compares data from two strings based on the encoded value in the Imm8 Control Byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM"), and generates an index stored to ECX.
Each string is represented by a single value. The value is an xmm (or possibly $m 128$ for the second operand) which contains the data elements of the string (byte or word data). Each input byte/word is augmented with a valid/invalid tag. A byte/word is considered valid only if it has a lower index than the least significant null byte/word. (The least significant null byte/word is also considered invalid.)

The comparison and aggregation operations are performed according to the encoded value of Imm8 bit fields (see Section 4.1). The index of the first (or last, according to imm8[6]) set bit of IntRes2 is returned in ECX. If no bits are set in IntRes2, ECX is set to 16 (8).

Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

CFlag - Reset if IntRes2 is equal to zero, set otherwise
ZFlag - Set if any byte/word of xmm2/mem128 is null, reset otherwise
SFlag - Set if any byte/word of xmm1 is null, reset otherwise
OFlag -IntRes2[0]
AFlag - Reset
PFlag - Reset

Note: In VEX. 128 encoded version, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0 , otherwise the instruction will \#UD.

Effective Operand Size

| Operating mode/size | Operand1 | Operand 2 | Result |
| :--- | :--- | :--- | :--- |
| 16 bit | $x \mathrm{~mm}$ | xmm/m128 | ECX |
| 32 bit | $x \mathrm{~mm}$ | $x \mathrm{~mm} / \mathrm{m} 128$ | ECX |
| 64 bit | $x m m$ | $x m m / m 128$ | ECX |
| 64 bit + REX.W | $x \mathrm{~mm}$ | $x m m / m 128$ | RCX |

## Intel C/C++ Compiler Intrinsic Equivalent For Returning Index

int _mm_cmpistri (__m128i a, __m128i b, const int mode);

## Intel C/C++ Compiler Intrinsics For Reading EFlag Results

int _mm_cmpistra (__m128ia, __m128i b, const int mode);
int _mm_cmpistrc (__m128ia, __m128i b, const int mode);
int _mm_cmpistro (__m128i a, __m128i b, const int mode);
int _mm_cmpistrs (__m128ia, __m128i b, const int mode);
int _mm_cmpistrz (__m128ia, __m128i b, const int mode);

## SIMD Floating-Point Exceptions

None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv != 1111B.

## PCMPISTRM - Packed Compare Implicit Length Strings, Return Mask

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A $62 /$ / imm8 PCMPISTRM xmm1, xmm2/m128, imm8 | A | V/V | SSE4_2 | Perform a packed comparison of string data with implicit lengths, generating a mask, and storing the result in XMMO. |
| VEX.128.66.0F3A.WIG $62 / ヶ$ ib VPCMPISTRM xmm1, xmm2/m128, imm8 | A | V/V | AVX | Perform a packed comparison of string data with implicit lengths, generating a Mask, and storing the result in XMMO. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r) | ModRM:r/m (r) | imm8 | NA |

## Description

The instruction compares data from two strings based on the encoded value in the imm8 byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM") generating a mask stored to XMMO.
Each string is represented by a single value. The value is an xmm (or possibly m128 for the second operand) which contains the data elements of the string (byte or word data). Each input byte/word is augmented with a valid/invalid tag. A byte/word is considered valid only if it has a lower index than the least significant null byte/word. (The least significant null byte/word is also considered invalid.)
The comparison and aggregation operation are performed according to the encoded value of Imm8 bit fields (see Section 4.1). As defined by imm8[6], IntRes2 is then either stored to the least significant bits of XMMO (zero extended to 128 bits) or expanded into a byte/word-mask and then stored to XMMO.

Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

CFlag - Reset if IntRes2 is equal to zero, set otherwise
ZFlag - Set if any byte/word of $x \mathrm{~mm} 2 / \mathrm{mem} 128$ is null, reset otherwise
SFlag - Set if any byte/word of $x \mathrm{~mm} 1$ is null, reset otherwise
OFlag - IntRes2[0]
AFlag - Reset
PFlag - Reset

Note: In VEX. 128 encoded versions, bits (VLMAX-1:128) of XMMO are zeroed. VEX.VVVv is reserved and must be $1111 \mathrm{~b}, \mathrm{VEX} . \operatorname{L}$ must be 0 , otherwise the instruction will \#UD.

## Effective Operand Size

| Operating mode/size | Operand1 | Operand 2 | Result |
| :--- | :--- | :--- | :--- |
| 16 bit | xmm | xmm/m128 | XMM0 |
| 32 bit | xmm | xmm/m128 | XMM0 |
| 64 bit | xmm | xmm/m128 | XMM0 |
| 64 bit + REX.W | xmm | xmm/m128 | XMM0 |

## Intel C/C++ Compiler Intrinsic Equivalent For Returning Mask

$\qquad$ m128i _mm_cmpistrm $\qquad$ m128ia, $\qquad$ m128i b, const int mode);

## Intel C/C++ Compiler Intrinsics For Reading EFlag Results

int _mm_cmpistra (__m128ia, __m128i b, const int mode);
int _mm_cmpistrc (__m128ia, __m128i b, const int mode);
int _mm_cmpistro (__m128ia, __m128i b, const int mode);
int _mm_cmpistrs (__m128i a, __m128i b, const int mode);
int _mm_cmpistrz (__m128ia,__m128i b, const int mode);

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
If VEX.vVvv $!=1111 \mathrm{~B}$.

## PEXTRB／PEXTRD／PEXTRQ－Extract Byte／Dword／Qword

| Opcode／ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64／32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A 14 <br> ／г ib PEXTRB reg／m8，xmm2，imm8 | A | V／V | SSE4＿1 | Extract a byte integer value from $x m m 2$ at the source byte offset specified by imm8 into rreg or m8．The upper bits of r32 or r64 are zeroed． |
| ```66 OF 3A 16 /r ib PEXTRD r/m32, xmm2, imm8``` | A | V／V | SSE4＿1 | Extract a dword integer value from $x m m 2$ at the source dword offset specified by imm8 into r／m32． |
| ```6 6 ~ R E X . W ~ O F ~ 3 A ~ 1 6 ~ /r ib PEXTRQ r/m64, xmm2, imm8``` | A | V／N．E． | SSE4＿1 | Extract a qword integer value from $x m m 2$ at the source qword offset specified by imm8 into r／m64． |
| VEX．128．66．0F3A．WO 14 ／г ib VPEXTRB reg／m8，xmm2，imm8 | A | $V^{1} / \mathrm{V}$ | AVX | Extract a byte integer value from $x m m 2$ at the source byte offset specified by imm8 into reg or m8．The upper bits of r64／r32 is filled with zeros． |
| VEX．128．66．0F3A．WO $16 / ヶ$ ib VPEXTRD r32／m32，xmm2，imm8 | A | V／V | AVX | Extract a dword integer value from $x \mathrm{~mm} 2$ at the source dword offset specified by imm8 into「32／m32． |
| VEX．128．66．0F3A．W1 $16 / ヶ$ ib VPEXTRQ r64／m64，xmm2，imm8 | A | V／i | AVX | Extract a qword integer value from $x m m 2$ at the source dword offset specified by imm8 into r64／m64． |

## NOTES：

1．In 64－bit mode，VEX．W1 is ignored for VPEXTRB（similar to legacy REX．W＝1 prefix in PEXTRB）．

Instruction Operand Encoding

| Op／En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM：r／m（w） | ModRM：reg（r） | imm8 | NA |

## Description

Extract a byte/dword/qword integer value from the source XMM register at a byte/dword/qword offset determined from imm8[3:0]. The destination can be a register or byte/dword/qword memory location. If the destination is a register, the upper bits of the register are zero extended.

In legacy non-VEX encoded version and if the destination operand is a register, the default operand size in 64-bit mode for PEXTRB/PEXTRD is 64 bits, the bits above the least significant byte/dword data are filled with zeros. PEXTRQ is not encodable in non-64-bit modes and requires REX.W in 64-bit mode.
Note: In VEX. 128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD. If the destination operand is a register, the default operand size in 64-bit mode for VPEXTRB/VPEXTRD is 64 bits, the bits above the least significant byte/word/dword data are filled with zeros. Attempt to execute VPEXTRQ in non-64-bit mode will cause \#UD.

## Operation

CASE of
PEXTRB: SEL $\leftarrow$ COUNT[3:0];
TEMP < (Src >> SEL*8) AND FFH;
IF (DEST = Mem8)
THEN
Mem8 < TEMP[7:0];
ELSE IF (64-Bit Mode and 64-bit register selected)
THEN
R64[7:0] $\leftarrow$ TEMP[7:0];
r64[63:8] $\leftarrow$ ZERO_FILL; \};
ELSE
R32[7:0] $\leftarrow$ TEMP[7:0];
r32[31:8] $\leftarrow$ ZERO_FILL; \};
Fl;
PEXTRD:SEL $\leftarrow$ COUNT[1:0];
TEMP < (Src >> SEL*32) AND FFFF_FFFFFH;
DEST $\leftarrow$ TEMP;
PEXTRQ: SEL $\leftarrow$ COUNT[0];
TEMP < (Src >> SEL*64);
DEST $\leftarrow$ TEMP;
EASC:

## (V)PEXTRTD/(V)PEXTRQ

IF (64-Bit Mode and 64-bit dest operand)
THEN
Src_Offset $\leftarrow$ Imm8[0]

```
    r64/m64 <(Src >> Src_Offset * 64)
ELSE
    Src_Offset < Imm8[1:0]
    r32/m32 < ((Src >> Src_Offset *32) AND OFFFFFFFFf);
FI
(V)PEXTRB ( dest=m8)
SRC_Offset < Imm8[3:0]
Mem8 < (Src >> Src_Offset*8)
(V)PEXTRB ( dest=reg)
IF (64-Bit Mode)
THEN
    SRC_Offset < Imm8[3:0]
    DEST[7:0] < ((Src >> Src_Offset*8) AND OFFh)
    DEST[63:8] \leftarrow ZERO_FILL;
ELSE
    SRC_Offset <. Imm8[3:0];
    DEST[7:0] < ((Src >> Src_Offset*8) AND OFFh);
    DEST[31:8] \leftarrow ZERO_FILL;
FI
Intel C/C++ Compiler Intrinsic Equivalent
PEXTRB int _mm_extract_epi8 (__m128i src, const int ndx);
PEXTRD int _mm_extract_epi32 (__m128i src, const int ndx);
PEXTRQ __int64 _mm_extract_epi64 (__m128i src, const int ndx);
Flags Affected
None.
```


## SIMD Floating-Point Exceptions

```
None.
```


## Other Exceptions

```
See Exceptions Type 5; additionally
\#UD If VEX.L = 1 .
If VEX.vVVv \(!=1111 \mathrm{~B}\).
If VPEXTRQ in non-64-bit mode, VEX. W=1.
```


## PEXTRW-Extract Word

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF C5 /rib ${ }^{1}$ <br> PEXTRW reg, mm, imm8 | A | V/V | SSE | Extract the word specified by imm8 from mm and move it to reg, bits 15-0. The upper bits of r32 or r64 is zeroed. |
| 66 OF C5 /rib PEXTRW reg, xmm, imm8 | A | V/V | SSE2 | Extract the word specified by imm8 from xmm and move it to reg, bits 15-0. The upper bits of r32 or r64 is zeroed. |
| ```66 OF 3A 15 /r ib PEXTRW reg/m16, xmm,imm8``` | B | V/V | SSE4_1 | Extract the word specified by imm8 from xmm and copy it to lowest 16 bits of reg or m16. Zero-extend the result in the destination, r32 or r64. |
| VEX.128.66.0F.WO C5 /rib VPEXTRW reg, xmm1, imm8 | A | $\mathrm{V}^{2} \mathrm{~V}$ | AVX | Extract the word specified by imm8 from $x m m 1$ and move it to reg, bits 15:0. Zero-extend the result. The upper bits of r64/r32 is filled with zeros. |
| VEX.128.66.0F3A.WO $15 /$ / ib VPEXTRW reg/m16, xmm2, imm8 | B | V/V | AVX | Extract a word integer value from $x m m 2$ at the source word offset specified by imm8 into reg or m16. The upper bits of r64/r32 is filled with zeros. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.
2. In 64-bit mode, VEX.W1 is ignored for VPEXTRW (similar to legacy REX.W=1 prefix in PEXTRW).

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |


| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| B | ModRM:r/m (w) | ModRM:reg (r) | imm8 | NA |

## Description

Copies the word in the source operand (second operand) specified by the count operand (third operand) to the destination operand (first operand). The source operand can be an MMX technology register or an XMM register. The destination operand can be the low word of a general-purpose register or a 16-bit memory address. The count operand is an 8 -bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location. The content of the destination register above bit 16 is cleared (set to all 0 s ).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). If the destination operand is a general-purpose register, the default operand size is 64-bits in 64-bit mode.
Note: In VEX. 128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD. If the destination operand is a register, the default operand size in 64-bit mode for VPEXTRW is 64 bits, the bits above the least significant byte/word/dword data are filled with zeros.

## Operation

```
IF (DEST = Mem16)
THEN
    SEL \leftarrowCOUNT[2:0];
    TEMP < (Src >> SEL*16) AND FFFFH;
    Mem16 < TEMP[15:0];
ELSE IF (64-Bit Mode and destination is a general-purpose register)
    THEN
        FOR (PEXTRW instruction with 64-bit source operand)
        { SEL \leftarrowCOUNT[1:0];
            TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
            r64[15:0] \leftarrow TEMP[15:0];
        r64[63:16] \leftarrow ZERO_FILL; };
    FOR (PEXTRW instruction with 128-bit source operand)
        { SEL \leftarrow COUNT[2:0];
            TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
            r64[15:0] \leftarrow TEMP[15:0];
            r64[63:16] \leftarrow ZERO_FILL;}
        ELSE
        FOR (PEXTRW instruction with 64-bit source operand)
    { SEL \leftarrowCOUNT[1:0];
        TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
```

```
        r32[15:0] \leftarrow TEMP[15:0];
        r32[31:16] \leftarrowZERO_FILL; };
        FOR (PEXTRW instruction with 128-bit source operand)
    { SEL \leftarrow COUNT[2:0];
        TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
        r32[15:0]\leftarrow TEMP[15:0];
        r32[31:16] \leftarrow ZERO_FILL; };
    FI;
Fl;
(V)PEXTRW ( dest=m16)
SRC_Offset < Imm8[2:0]
Mem16 < (Src >> Src_Offset*16)
(V)PEXTRW ( dest=reg)
IF (64-Bit Mode )
THEN
    SRC_Offset < Imm8[2:0]
    DEST[15:0] < ((Src >> Src_Offset*16) AND OFFFFFh)
    DEST[63:16] & ZERO_FILL;
ELSE
    SRC_Offset < Imm8[2:0]
    DEST[15:0] < ((Src >> Src_Offset*16) AND OFFFFFh)
    DEST[31:16] < ZERO_FILL;
FI
Intel C/C++ Compiler Intrinsic Equivalent
PEXTRW int_mm_extract_pi16 (__m64a,int n)
PEXTRW int _mm_extract_epi16 (__m128ia, int imm)
```


## Flags Affected

```
None.
Numeric Exceptions
None.
```


## Other Exceptions

```
See Exceptions Type 5; additionally
\#UD
```

If VEX.L = 1.
If VEX.vvvv $!=1111 \mathrm{~B}$.
If VPEXTRQ in non-64-bit mode, VEX.W=1.

## PHADDW/PHADDD - Packed Horizontal Add

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3801 / \Gamma^{1}$ <br> PHADDW mm1, mm2/m64 | A | V/V | SSSE3 | Add 16-bit integers horizontally, pack to MM1. |
| 66 OF 3801 /г <br> PHADDW xmm1, xmm2/m128 | A | V/V | SSSE3 | Add 16-bit integers horizontally, pack to XMM1. |
| OF 3802 / <br> PHADDD mm1, mm2/m64 | A | V/V | SSSE3 | Add 32-bit integers horizontally, pack to MM1. |
| 66 OF 3802 /r <br> PHADDD xmm1, xmm2/m128 | A | V/V | SSSE3 | Add 32-bit integers horizontally, pack to XMM1. |
| VEX.NDS.128.66.0F38.WIG 01 /г VPHADDW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Add 16-bit integers horizontally, pack to $x m m 1$. |
| VEX.NDS.128.66.0F38.WIG 02 /г <br> VPHADDD xmm1, xmm2, <br> xmm3/m128 | B | V/V | AVX | Add 32-bit integers horizontally, pack to xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PHADDW adds two adjacent 16-bit signed integers horizontally from the source and destination operands and packs the 16-bit signed results to the destination operand (first operand). PHADDD adds two adjacent 32-bit signed integers horizontally from the source and destination operands and packs the 32-bit signed results to the destination operand (first operand). Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

Note that these instructions can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indi-
cate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.
In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PHADDW (with 64-bit operands)

$\mathrm{mm} 1[15-0]=\mathrm{mm} 1[31-16]+\mathrm{mm} 1[15-0] ;$
$\mathrm{mm} 1[31-16]=\mathrm{mm} 1[63-48]+\mathrm{mm} 1[47-32] ;$
$\mathrm{mm} 1[47-32]=\mathrm{mm} 2 / \mathrm{m} 64[31-16]+\mathrm{mm} 2 / \mathrm{m} 64[15-0] ;$
$\mathrm{mm} 1[63-48]=\mathrm{mm} 2 / \mathrm{m} 64[63-48]+\mathrm{mm} 2 / \mathrm{m} 64[47-32]$;

## PHADDW (with 128-bit operands)

xmm1[15-0] = xmm1[31-16] + xmm1[15-0];
xmm1[31-16] = xmm1[63-48] + xmm1[47-32];
xmm1[47-32] = xmm1[95-80] + xmm1[79-64];
$x m m 1[63-48]=x m m 1[127-112]+x m m 1[111-96] ;$
xmm1[79-64] = xmm2/m128[31-16] + xmm2/m128[15-0];
xmm1[95-80] = xmm2/m128[63-48] + xmm2/m128[47-32];
xmm1[111-96] = xmm2/m128[95-80] + xmm2/m128[79-64];
xmm1[127-112] $=x m m 2 / m 128[127-112]+x m m 2 / m 128[111-96]$

## PHADDD (with 64-bit operands)

$\mathrm{mm} 1[31-0]=\mathrm{mm} 1[63-32]+\mathrm{mm} 1[31-0] ;$
$\mathrm{mm} 1[63-32]=\mathrm{mm} 2 / \mathrm{m} 64[63-32]+\mathrm{mm} 2 / \mathrm{m} 64[31-0]$;

## PHADDD (with 128-bit operands)

xmm1[31-0] = xmm1[63-32] + xmm1[31-0];
xmm1[63-32] = xmm1[127-96] + xmm1[95-64];
xmm1[95-64] $=x m m 2 / m 128[63-32]+x m m 2 / m 128[31-0] ;$
xmm1[127-96] $=x m m 2 / m 128[127-96]+x m m 2 / m 128[95-64] ;$

```
VPHADDW (VEX. }128\mathrm{ encoded version)
DEST[15:0] < SRC1[31:16] + SRC1[15:0]
DEST[31:16] < SRC1[63:48] + SRC1[47:32]
DEST[47:32] < SRC1[95:80] + SRC1[79:64]
DEST[63:48] < SRC1[127:112] + SRC1[111:96]
DEST[79:64] < SRC2[31:16] + SRC2[15:0]
DEST[95:80] < SRC2[63:48] + SRC2[47:32]
```

```
DEST[111:96] < SRC2[95:80] + SRC2[79:64]
DEST[127:112] & SRC2[127:112] + SRC2[111:96]
DEST[VLMAX-1:128] <0
VPHADDD (VEX. }128\mathrm{ encoded version)
DEST[31-0] & SRC1[63-32] + SRC1[31-0]
DEST[63-32] < SRC1[127-96] + SRC1[95-64]
DEST[95-64] & SRC2[63-32] + SRC2[31-0]
DEST[127-96] < SRC2[127-96] + SRC2[95-64]
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalents
PHADDW __m64 _mm_hadd_pi16 (__m64 a,__m64 b)
PHADDW __m128i _mm_hadd_epi16 (__m128i a,__m128i b)
PHADDD __m64 _mm_hadd_pi32 (__m64 a, __m64 b)
PHADDD __m128i _mm_hadd_epi32 (__m128i a, __m128i b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
```


## PHADDSW - Packed Horizontal Add and Saturate

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3803 / r^{1}$ <br> PHADDSW mm1, mm2/m64 | A | V/V | SSSE3 | Add 16-bit signed integers horizontally, pack saturated integers to MM1. |
| 66 OF 3803 /r <br> PHADDSW xmm1, xmm2/m128 | A | V/V | SSSE3 | Add 16-bit signed integers horizontally, pack saturated integers to XMM1. |
| VEX.NDS.128.66.0F38.WIG 03 /r VPHADDSW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Add 16-bit signed integers horizontally, pack saturated integers to xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\bullet} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PHADDSW adds two adjacent signed 16-bit integers horizontally from the source and destination operands and saturates the signed results; packs the signed, saturated 16 -bit results to the destination operand (first operand) Both operands can be MMX or XMM registers. When the source operand is a 128 -bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PHADDSW (with 64-bit operands)

```
mm1[15-0] = SaturateToSignedWord((mm1[31-16] + mm1[15-0]);
mm1[31-16] = SaturateToSignedWord(mm1[63-48] + mm1[47-32]);
mm1[47-32] = SaturateToSignedWord(mm2/m64[31-16] + mm2/m64[15-0]);
mm1[63-48] = SaturateToSignedWord(mm2/m64[63-48] + mm2/m64[47-32]);
```


## PHADDSW (with 128-bit operands)

xmm1[15-0]= SaturateToSignedWord(xmm1[31-16] + xmm1[15-0]);
xmm1[31-16] = SaturateToSignedWord(xmm1[63-48] + xmm1[47-32]);
xmm1[47-32] = SaturateToSignedWord (xmm1[95-80] + xmm1[79-64]);
xmm1[63-48] = SaturateToSignedWord(xmm1[127-112] + xmm1[111-96]);
xmm1[79-64] = SaturateToSignedWord(xmm2/m128[31-16] + xmm2/m128[15-0]);
xmm1[95-80] = SaturateToSignedWord (xmm2/m128[63-48] + xmm2/m128[47-32]);
xmm1[111-96] = SaturateToSignedWord(xmm2/m128[95-80] + xmm2/m128[79-64]);
xmm1[127-112] = SaturateToSignedWord(xmm2/m128[127-112] + xmm2/m128[111-96]);

## VPHADDSW (VEX. 128 encoded version)

DEST[15:0]= SaturateToSignedWord(SRC1[31:16] + SRC1[15:0])
DEST[31:16] = SaturateToSignedWord(SRC1[63:48] + SRC1[47:32])
DEST[47:32] = SaturateToSignedWord(SRC1[95:80] + SRC1[79:64])
DEST[63:48] = SaturateToSignedWord(SRC1[127:112] + SRC1[111:96])
DEST[79:64] = SaturateToSignedWord(SRC2[31:16] + SRC2[15:0])
DEST[95:80] = SaturateToSignedWord(SRC2[63:48] + SRC2[47:32])
DEST[111:96] = SaturateToSignedWord(SRC2[95:80] + SRC2[79:64])
DEST[127:112] = SaturateToSignedWord(SRC2[127:112] + SRC2[111:96])
DEST[VLMAX-1:128] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalent

PHADDSW __m64 _mm_hadds_pi16 (__m64 a, __m64 b)
PHADDSW __m128i _mm_hadds_epi16 (__m128i a, __m128i b)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PHMINPOSUW - Packed Horizontal Word Minimum

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3841 /г PHMINPOSUW xmm1, xmm2/m128 | A | V/V | SSE4_1 | Find the minimum unsigned word in $x m m 2 / m 128$ and place its value in the low word of xmm1 and its index in the second-lowest word of $x \mathrm{~mm} 1$. |
| VEX.128.66.0F38.WIG 41 /г VPHMINPOSUW xmm1, xmm2/m128 | A | V/V | AVX | Find the minimum unsigned word in $x \mathrm{~mm} 2 / \mathrm{m} 128$ and place its value in the low word of xmm 1 and its index in the second-lowest word of xmm 1 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Determine the minimum unsigned word value in the source operand (second operand) and place the unsigned word in the low word (bits 0-15) of the destination operand (first operand). The word index of the minimum value is stored in bits 1618 of the destination operand. The remaining upper bits of the destination are set to zero.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be $1111 \mathrm{~b}, \mathrm{VEX}$. L must be 0 , otherwise the instruction will \#UD.

## Operation

## PHMINPOSUW (128-bit Legacy SSE version)

INDEX $\leftarrow 0$;
MIN $\leftarrow$ SRC[15:0]
IF (SRC[31:16] < MIN)
THEN INDEX $\leqslant 1$; MIN $\leqslant$ SRC[31:16]; FI;
IF (SRC[47:32] < MIN)

THEN INDEX $\leftarrow 2$; MIN $\leftarrow$ SRC[47:32]; Fl;

* Repeat operation for words 3 through 6

IF (SRC[127:112] < MIN)
THEN INDEX $\leftarrow 7$; MIN $\leqslant$ SRC[127:112]; Fl;
DEST[15:0] $\leftarrow M I N$;
DEST[18:16] $\leftarrow \operatorname{INDEX;~}$
DEST[127:19] $\leftarrow 0000000000000000000000000000 H$;

## VPHMINPOSUW (VEX. 128 encoded version)

INDEX $\leftarrow 0$
MIN $\leftarrow$ SRC[15:0]
IF (SRC[31:16] < MIN) THEN INDEX $\leftarrow 1$; MIN $\leftarrow$ SRC[31:16]
IF (SRC[47:32] < MIN) THEN INDEX $\leftarrow 2$; MIN $\leftarrow$ SRC[47:32]

* Repeat operation for words 3 through 6

IF (SRC[127:112] < MIN) THEN INDEX $\leftarrow 7$; MIN $\leftarrow$ SRC[127:112]
DEST[15:0] $\leftarrow \mathrm{MIN}$
DEST[18:16] $\leftarrow \operatorname{INDEX}$
DEST[127:19] $\leftarrow 000000000000000000000000000 \mathrm{H}$
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
PHMINPOSUW __m128i _mm_minpos_epu16( __m128i packed_words);

## Flags Affected

None.

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv $!=1111 \mathrm{~B}$.

## PHSUBW/PHSUBD - Packed Horizontal Subtract

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3805 / \Gamma^{1}$ | A | V/V | SSSE3 | Subtract 16-bit signed |
| PHSUBW mm1, mm2/m64 |  |  |  | integers horizontally, pack to MM1. |
| 66 OF 3805 / | A | V/V | SSSE3 | Subtract 16-bit signed |
| PHSUBW xmm1, xmm2/m128 |  |  |  | integers horizontally, pack to XMM1. |
| OF 3806 / | A | V/V | SSSE3 | Subtract 32-bit signed |
| PHSUBD mm1, mm2/m64 |  |  |  | integers horizontally, pack to MM1. |
| 660 OF $3806 /$ | A | V/V | SSSE3 | Subtract 32-bit signed |
| PHSUBD xmm1, xmm2/m128 |  |  |  | integers horizontally, pack to XMM1. |
| VEX.NDS.128.66.0F38.WIG 05 | B | V/V | AVX | Subtract 16-bit signed |
| VPHSUBW xmm1, xmm2, xmm3/m128 |  |  |  | integers horizontally, pack to $\mathrm{xmm1}$. |
| VEX.NDS.128.66.0F38.WIG 06 /г | B | V/V | AVX | Subtract 32-bit signed |
| VPHSUBD xmm1, xmm2, xmm3/m128 |  |  |  | integers horizontally, pack to $\mathrm{xmm1}$. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg $(r, w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

PHSUBW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the source and destination operands, and packs the signed 16-bit results to the destination operand (first operand). PHSUBD performs horizontal subtraction on each adjacent pair of 32 -bit signed integers by subtracting the most significant doubleword from the least significant doubleword of each pair, and packs the signed

32-bit result to the destination operand. Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PHSUBW (with 64-bit operands)

$\mathrm{mm} 1[15-0]=\mathrm{mm} 1[15-0]-\mathrm{mm} 1[31-16] ;$
$\mathrm{mm} 1[31-16]=\mathrm{mm} 1[47-32]-\mathrm{mm} 1[63-48] ;$
$\mathrm{mm} 1[47-32]=\mathrm{mm} 2 / \mathrm{m} 64[15-0]-\mathrm{mm} 2 / \mathrm{m} 64[31-16] ;$
$\mathrm{mm} 1[63-48]=\mathrm{mm} 2 / \mathrm{m} 64[47-32]-\mathrm{mm} 2 / \mathrm{m} 64[63-48] ;$

## PHSUBW (with 128-bit operands)

xmm1[15-0] = xmm1[15-0] - xmm1[31-16];
xmm1[31-16] = xmm1[47-32] - xmm1[63-48];
xmm1[47-32] = xmm1[79-64] - xmm1[95-80];
xmm1[63-48] $=x m m 1[111-96]-x m m 1[127-112] ;$
xmm1[79-64] $=x m m 2 / m 128[15-0]-x m m 2 / m 128[31-16] ;$
xmm1[95-80] = xmm2/m128[47-32] - xmm2/m128[63-48];
xmm1[111-96] $=x m m 2 / m 128[79-64]-x m m 2 / m 128[95-80] ;$
$x m m 1[127-112]=x m m 2 / m 128[111-96]-x m m 2 / m 128[127-112] ;$

## PHSUBD (with 64-bit operands)

$\mathrm{mm} 1[31-0]=\mathrm{mm} 1[31-0]-\mathrm{mm} 1[63-32] ;$
mm1[63-32] = mm2/m64[31-0] - mm2/m64[63-32];

## PHSUBD (with 128-bit operands)

xmm1[31-0] = xmm1[31-0] - xmm1[63-32];
xmm1[63-32] = xmm1[95-64] - xmm1[127-96];
xmm1[95-64] = xmm2/m128[31-0] - xmm2/m128[63-32];
xmm1[127-96] = xmm2/m128[95-64] - xmm2/m128[127-96];

VPHSUBW (VEX. 128 encoded version)
DEST[15:0] $\leftarrow$ SRC1[15:0] - SRC1[31:16]
DEST[31:16] < SRC1[47:32] - SRC1[63:48]
DEST[47:32] < SRC1[79:64] - SRC1[95:80]
DEST[63:48] $\leftarrow$ SRC1[111:96] - SRC1[127:112]
DEST[79:64] $\leftarrow$ SRC2[15:0] - SRC2[31:16]
DEST[95:80] \& SRC2[47:32] - SRC2[63:48]
DEST[111:96] < SRC2[79:64] - SRC2[95:80]
DEST[127:112] \& SRC2[111:96] - SRC2[127:112]
DEST[VLMAX-1:128] $\leftarrow 0$
VPHSUBD (VEX. 128 encoded version)
DEST[31-0] $\leftarrow$ SRC1[31-0] - SRC1[63-32]
DEST[63-32] $\leftarrow$ SRC1[95-64] - SRC1[127-96]
DEST[95-64] $\leftarrow$ SRC2[31-0] - SRC2[63-32]
DEST[127-96] $\leqslant$ SRC2[95-64] - SRC2[127-96]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalents
PHSUBW
$\qquad$ m64 _mm_hsub_pi16 (__m64 a, m64 b)
PHSUBW $\qquad$ m128i _mm_hsub_epi16 ( m128ia, m128i b)
PHSUBD __m64 _mm_hsub_pi32 (__m64 a, __m64 b)
PHSUBD __m128i _mm_hsub_epi32 (__m128i a, __m128i b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PHSUBSW - Packed Horizontal Subtract and Saturate

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3807 / \Gamma^{1}$ <br> PHSUBSW mm1, mm2/m64 | A | V/V | SSSE3 | Subtract 16-bit signed integer horizontally, pack saturated integers to MM1. |
| 66 OF 3807 /r PHSUBSW xmm1, xmm2/m128 | A | V/V | SSSE3 | Subtract 16-bit signed integer horizontally, pack saturated integers to XMM1 |
| VEX.NDS.128.66.0F38.WIG 07 /r VPHSUBSW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Subtract 16-bit signed integer horizontally, pack saturated integers to xmm1 |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\bullet} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2 A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (r,w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PHSUBSW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the source and destination operands. The signed, saturated 16-bit results are packed to the destination operand (first operand). Both operands can be MMX or XMM register. When the source operand is a 128 -bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PHSUBSW (with 64-bit operands)

mm1[15-0] = SaturateToSignedWord(mm1[15-0] - mm1[31-16]);
mm1[31-16] = SaturateToSignedWord(mm1[47-32] - mm1[63-48]);
mm1[47-32] = SaturateToSignedWord(mm2/m64[15-0] - mm2/m64[31-16]);
mm1[63-48] = SaturateToSignedWord(mm2/m64[47-32] - mm2/m64[63-48]);

## PHSUBSW (with 128-bit operands)

xmm1[15-0] = SaturateToSignedWord(xmm1[15-0] - xmm1[31-16]);
xmm1[31-16] = SaturateToSignedWord(xmm1[47-32] - xmm1[63-48]);
xmm1[47-32] = SaturateToSignedWord(xmm1[79-64] - xmm1[95-80]);
xmm1[63-48] = SaturateToSignedWord(xmm1[111-96] - xmm1[127-112]);
xmm1[79-64] = SaturateToSignedWord(xmm2/m128[15-0] - xmm2/m128[31-16]);
xmm1[95-80] =SaturateToSignedWord(xmm2/m128[47-32] - xmm2/m128[63-48]);
xmm1[111-96] =SaturateToSignedWord(xmm2/m128[79-64] - xmm2/m128[95-80]);
xmm1[127-112]= SaturateToSignedWord(xmm2/m128[111-96] - xmm2/m128[127-112]);

## VPHSUBSW (VEX. 128 encoded version)

DEST[15:0]= SaturateToSignedWord(SRC1[15:0] - SRC1[31:16])
DEST[31:16] = SaturateToSignedWord(SRC1[47:32] - SRC1[63:48])
DEST[47:32] = SaturateToSignedWord(SRC1[79:64] - SRC1[95:80])
DEST[63:48] = SaturateToSignedWord(SRC1[111:96] - SRC1[127:112])
DEST[79:64] = SaturateToSignedWord(SRC2[15:0] - SRC2[31:16])
DEST[95:80] = SaturateToSignedWord(SRC2[47:32] - SRC2[63:48])
DEST[111:96] = SaturateToSignedWord(SRC2[79:64] - SRC2[95:80])
DEST[127:112] = SaturateToSignedWord(SRC2[111:96] - SRC2[127:112])
DEST[VLMAX-1:128] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalent

PHSUBSW __m64 _mm_hsubs_pi16 (__m64 a, __m64 b)
PHSUBSW __m128i _mm_hsubs_epi16 (__m128i a, __m128i b)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PINSRB/PINSRD/PINSRQ - Insert Byte/Dword/Qword

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A 20 / 2 ib PINSRB xmm1, r32/m8, imm8 | A | V/V | SSE4_1 | Insert a byte integer value from r32/m8 into xmm1 at the destination element in xmm1 specified by imm8. |
| 66 OF 3A 22 /г ib PINSRD xmm1, r/m32, imm8 | A | V/V | SSE4_1 | Insert a dword integer value from r/m32 into the xmm1 at the destination element specified by imm8. |
| 66 REX.W OF 3 A $22 / ヶ$ ib PINSRQ xmm1, r/m64, imm8 | A | N. E./V | SSE4_1 | Insert a qword integer value from r/m32 into the xmm1 at the destination element specified by imm8. |
| VEX.NDS.128.66.0F3A.W0 20 /г ib VPINSRB xmm1, xmm2, r32/m8, imm8 | B | $V^{1} / V$ | AVX | Merge a byte integer value from r32/m8 and rest from $x m m 2$ into $x m m 1$ at the byte offset in imm8. |
| VEX.NDS.128.66.0F3A.W0 22 /rib VPINSRD xmm1, xmm2, r32/m32, imm8 | B | V/V | AVX | Insert a dword integer value from r32/m32 and rest from $x m m 2$ into $x m m 1$ at the dword offset in imm8. |
| VEX.NDS.128.66.0F3A.W1 22 /г ib VPINSRQ xmm1, xmm2, r64/m64, imm8 | B | V/I | AVX | Insert a qword integer value from r64/m64 and rest from xmm2 into $x m m 1$ at the qword offset in imm8. |

NOTES:

1. In 64-bit mode, VEX.W1 is ignored for VPINSRB (similar to legacy REX.W=1 prefix with PINSRB).

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Copies a byte/dword/qword from the source operand (second operand) and inserts it in the destination operand (first operand) at the location specified with the count operand (third operand). (The other elements in the destination register are left untouched.) The source operand can be a general-purpose register or a memory
location. (When the source operand is a general-purpose register, PINSRB copies the low byte of the register.) The destination operand is an XMM register. The count operand is an 8 -bit immediate. When specifying a qword[dword, byte] location in an an XMM register, the [2,4] least-significant bit(s) of the count operand specify the location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). Use of REX.W permits the use of 64 bit general purpose registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD. Attempt to execute VPINSRQ in non-64-bit mode will cause \#UD.

```
Operation
CASE OF
    PINSRB: SEL < COUNT[3:0];
    MASK < (OFFH << (SEL * 8));
    TEMP < (((SRC[7:0] << (SEL *8)) AND MASK);
    PINSRD: SEL < COUNT[1:0];
    MASK < (OFFFFFFFFFH << (SEL * 32));
    TEMP < (((SRC << (SEL *32)) AND MASK) ;
    PINSRQ: SEL < COUNT[O]
            MASK < (OFFFFFFFFFFFFFFFFFH << (SEL * 64));
            TEMP < (((SRC << (SEL *32)) AND MASK) ;
ESAC;
    DEST < ((DEST AND NOT MASK) OR TEMP);
VPINSRB (VEX. }128\mathrm{ encoded version)
SEL < imm8[3:0]
DEST[127:0] < write_b_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] \leftarrow0
VPINSRD (VEX.128 encoded version)
SEL < imm8[1:0]
DEST[127:0] & write_d_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] <0
VPINSRQ (VEX.128 encoded version)
SEL & imm8[0]
DEST[127:0] & write_q_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] <0
```


## Intel C/C++ Compiler Intrinsic Equivalent

PINSRB __m128i _mm_insert_epi8 (__m128i s1, int s2, const int ndx);
PINSRD __m128i _mm_insert_epi32 (__m128i s2, int s, const int ndx);
PINSRQ __m128i _mm_insert_epi64(__m128i s2, _int64 s, const int ndx);

## Flags Affected

None.
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L = 1 . If VINSRQ in non-64-bit mode with VEX.W=1.

PINSRW-Insert Word

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { fol } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF C4/rib ${ }^{1}$ | A | V/V | SSE | Insert the low word from |
| PINSRW mm, r32/m16, imm8 |  |  |  | r32 or from m16 into mmat the word position specified by imm8 |
| 66 OF C4 / r ib PINSRW xmm, r32/m16, imm8 | A | V/V | SSE2 | Move the low word of r32 or from $m 16$ into $x m m$ at the word position specified by imm8. |
| VEX.NDS.128.66.0F.WO C4 /г ib VPINSRW xmm1, xmm2, r32/m16, imm8 | B | $\mathrm{V}^{2} / \mathrm{V}$ | AVX | Insert a word integer value from r32/m16 and rest from $x m m 2$ into $x m m 1$ at the word offset in imm8. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.
2. In 64-bit mode, VEX.W1 is ignored for VPINSRW (similar to legacy REX.W=1 prefix in PINSRW).

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Copies a word from the source operand (second operand) and inserts it in the destination operand (first operand) at the location specified with the count operand (third operand). (The other words in the destination register are left untouched.) The source operand can be a general-purpose register or a 16-bit memory location. (When the source operand is a general-purpose register, the low word of the register is copied.) The destination operand can be an MMX technology register or an XMM register. The count operand is an 8-bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PINSRW (with 64-bit source operand)
SEL $\leftarrow$ COUNT AND $3 H$;
CASE (Determine word position) OF
SEL $\leftarrow 0: \quad$ MASK $\leftarrow 000000000000 F F F F H ;$
SEL $\leftarrow 1: \quad$ MASK $\leftarrow 00000000 F F F F O 000 H ;$
SEL $\leftarrow 2: \quad$ MASK $\leftarrow 0000 F F F F 00000000 \mathrm{H} ;$
SEL $\leftarrow 3: \quad$ MASK $\leftarrow$ FFFF 000000000000 H ;
DEST $\leftarrow($ DEST AND NOT MASK) OR (((SRC $\ll$ (SEL * 16)) AND MASK);
PINSRW (with 128-bit source operand)
SEL $\leftarrow$ COUNT AND 7H;
CASE (Determine word position) OF
SEL $\leftarrow 0$ : $\quad$ MASK $\leftarrow 000000000000000000000000000 F F F F H ;$
SEL $\leftarrow 1: \quad$ MASK $\leftarrow 000000000000000000000000$ FFFFO000H;
SEL $\leftarrow 2: \quad$ MASK $\leftarrow 00000000000000000000 F F F F 00000000 \mathrm{H}$;
SEL $\leftarrow 3: \quad$ MASK $\leftarrow 0000000000000000 F F F F 00000000000 \mathrm{H}$;
SEL $\leftarrow 4: \quad$ MASK $\leftarrow 000000000000 F F F F 0000000000000000 \mathrm{H}$;
SEL $\leftarrow 5: \quad$ MASK $\leftarrow 00000000 F F F F 00000000000000000000 \mathrm{H}$;
SEL $\leftarrow 6: \quad$ MASK $\leftarrow 0000 F F F F 000000000000000000000000 \mathrm{H}$;
SEL $\leftarrow 7: \quad$ MASK $\leftarrow$ FFFF 0000000000000000000000000000 H ;
DEST $\leftarrow($ DEST AND NOT MASK) OR (((SRC $\ll ~(S E L ~ * ~ 16)) ~ A N D ~ M A S K) ; ~ ;$

## VPINSRW (VEX. 128 encoded version)

SEL $\leftarrow \operatorname{imm8[2:0]}$
DEST[127:0] \& write_w_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
PINSRW __m64 _mm_insert_pi16 (__m64 a, int d, int n)
PINSRW __m128i _mm_insert_epi16 ( __m128i a, int b, int imm)
Flags Affected
None.

## Numeric Exceptions

None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD
If VEX.L = 1.
If VINSRQ in non-64-bit mode with VEX.W=1.

## PMADDUBSW - Multiply and Add Packed Signed and Unsigned Bytes

Opcode/
Instruction
OF $3804 / \mathrm{r}^{1}$
PMADDUBSW mm1, mm2/m64
66 OF $3804 /$ r
PMADDUBSW xmm1, xmm2/m128

| Op/ | 64/32 bit | CPUID | Description |
| :--- | :--- | :--- | :--- |
| En | Mode | Feature |  | Support Flag

A V/V MMX Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to MM1.
Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to XMM1.
VEX.NDS.128.66.0F38.WIG 04 /г B V/V AVX Multiply signed and VPMADDUBSW xmm1, xmm2, xmm3/m128 unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to $\mathrm{xmm1}$.
NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume $2 A$ and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PMADDUBSW multiplies vertically each unsigned byte of the destination operand (first operand) with the corresponding signed byte of the source operand (second operand), producing intermediate signed 16-bit integers. Each adjacent pair of signed words is added and the saturated result is packed to the destination operand. For example, the lowest-order bytes (bits 7-0) in the source and destination operands are multiplied and the intermediate signed word result is added with the corresponding intermediate result from the 2nd lowest-order bytes (bits 15-8) of the operands; the sign-saturated result is stored in the lowest word of the destination register (15-0). The same operation is performed on the other pairs of adjacent bytes. Both operands can be MMX register or XMM registers. When the source
operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PMADDUBSW (with 64 bit operands)

DEST[15-0] = SaturateToSignedWord(SRC[15-8]*DEST[15-8]+SRC[7-0]*DEST[7-0]);
DEST[31-16] = SaturateToSignedWord(SRC[31-24]*DEST[31-24]+SRC[23-16]*DEST[23-16]);
DEST[47-32] = SaturateToSignedWord(SRC[47-40]*DEST[47-40]+SRC[39-32]*DEST[39-32]);
DEST[63-48] = SaturateToSignedWord(SRC[63-56]*DEST[63-56]+SRC[55-48]*DEST[55-48]);

## PMADDUBSW (with 128 bit operands)

DEST[15-0] = SaturateToSignedWord(SRC[15-8]* DEST[15-8]+SRC[7-0]*DEST[7-0]);
// Repeat operation for 2nd through 7th word
SRC1/DEST[127-112] = SaturateToSignedWord(SRC[127-120]*DEST[127-120]+ SRC[119112]* DEST[119-112]);

## VPMADDUBSW (VEX. 128 encoded version)

DEST[15:0] \& SaturateToSignedWord(SRC2[15:8]* SRC1[15:8]+SRC2[7:0]*SRC1[7:0])
// Repeat operation for 2nd through 7th word
DEST[127:112] \& SaturateToSignedWord(SRC2[127:120]*SRC1[127:120]+ SRC2[119:112]*
SRC1[119:112])
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalents
PMADDUBSW __m64 _mm_maddubs_pi16 (__m64 a, __m64 b)
PMADDUBSW __m128i _mm_maddubs_epi16 (__m128i a, __m128i b)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMADDWD-Multiply and Add Packed Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF F5 $/ r^{1}$ <br> PMADDWD mm, mm/m64 | A | V/V | MMX | Multiply the packed words in mm by the packed words in $\mathrm{mm} / \mathrm{m} 64$, add adjacent doubleword results, and store in mm. |
| 66 OF F5 /r <br> PMADDWD xmm1, xmm2/m128 | A | V/V | SSE2 | Multiply the packed word integers in xmm1 by the packed word integers in xmm2/m128, add adjacent doubleword results, and store in xmm 1 . |
| VEX.NDS.128.66.0F.WIG F5 /r VPMADDWD xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Multiply the packed word integers in xmm2 by the packed word integers in xmm3/m128, add adjacent doubleword results, and store in $\mathrm{xmm1}$. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32
Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvVv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Multiplies the individual signed words of the destination operand (first operand) by the corresponding signed words of the source operand (second operand), producing temporary signed, doubleword results. The adjacent doubleword results are then summed and stored in the destination operand. For example, the corresponding loworder words (15-0) and (31-16) in the source and destination operands are multiplied by one another and the doubleword results are added together and stored in the low doubleword of the destination register (31-0). The same operation is performed on the other pairs of adjacent words. (Figure 4-3 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register
or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
The PMADDWD instruction wraps around only in one situation: when the 2 pairs of words being operated on in a group are all 8000 H . In this case, the result wraps around to 80000000 H .

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.


Figure 4-3. PMADDWD Execution Model Using 64-bit Operands

## Operation

## PMADDWD (with 64-bit operands)


DEST[63:32] $\leftarrow(D E S T[47: 32] ~ * ~ S R C[47: 32]) ~+~(D E S T[63: 48] ~ * ~ S R C[63: 48]) ; ~ ;$

## PMADDWD (with 128-bit operands)

DEST[31:0] $\leftarrow(D E S T[15: 0] ~ * ~ S R C[15: 0]) ~+~(D E S T[31: 16] ~ * ~ S R C[31: 16]) ; ~ ;$
DEST[63:32] $\leftarrow(D E S T[47: 32] ~ * ~ S R C[47: 32]) ~+~(D E S T[63: 48] ~ * ~ S R C[63: 48]) ; ~ ;$
DEST[95:64] $\leftarrow(\operatorname{DEST}[79: 64]$ * SRC[79:64]) + (DEST[95:80] * SRC[95:80]);
DEST[127:96] $\leftarrow($ DEST[111:96] * SRC[111:96] $)+(\operatorname{DEST[127:112]~*~SRC[127:112]);~}$

## VPMADDWD (VEX. 128 encoded version)


DEST[63:32] < (SRC1[47:32] * SRC2[47:32]) + (SRC1[63:48] * SRC2[63:48])

DEST[127:96] < (SRC1[111:96] * SRC2[111:96]) + (SRC1[127:112] * SRC2[127:112])
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PMADDWD ..... _m64 _mm_madd_pi16(__

                m64 m1, __m64 m2)
    PMADDWD __m128i _mm_madd_epi16 ( __m128i a, __m128i b)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.

## PMAXSB - Maximum of Packed Signed Byte Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 ЗС / <br> PMAXSB xmm1, xmm2/m128 | A | V/V | SSE4_1 | Compare packed signed byte integers in $x m m 1$ and $x m m 2 / m 128$ and store packed maximum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG 3C /r VPMAXSB xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed signed byte integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:1288) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

```
IF (DEST[7:0] > SRC[7:0])
    THEN DEST[7:0] < DEST[7:0];
    ELSE DEST[7:0] & SRC[7:0]; Fl;
IF (DEST[15:8] > SRC[15:8])
    THEN DEST[15:8] < DEST[15:8];
    ELSE DEST[15:8] < SRC[15:8]; Fl;
IF (DEST[23:16] > SRC[23:16])
    THEN DEST[23:16] & DEST[23:16];
    ELSE DEST[23:16] < SRC[23:16]; Fl;
IF (DEST[31:24] > SRC[31:24])
```

THEN DEST[31:24] < DEST[31:24]; ELSE DEST[31:24] < SRC[31:24]; Fl; IF (DEST[39:32] > SRC[39:32])

THEN DEST[39:32] \& DEST[39:32];
ELSE DEST[39:32] \& SRC[39:32]; Fl;
IF (DEST[47:40] > SRC[47:40])
THEN DEST[47:40] $\leftarrow$ DEST[47:40];
ELSE DEST[47:40] < SRC[47:40]; Fl;
IF (DEST[55:48] > SRC[55:48])
THEN DEST[55:48] \& DEST[55:48];
ELSE DEST[55:48] < SRC[55:48]; Fl;
IF (DEST[63:56] > SRC[63:56])
THEN DEST[63:56] < DEST[63:56];
ELSE DEST[63:56] < SRC[63:56]; Fl;
IF (DEST[71:64] > SRC[71:64])
THEN DEST[71:64] \& DEST[71:64];
ELSE DEST[71:64] < SRC[71:64]; Fl;
IF (DEST[79:72] > SRC[79:72])
THEN DEST[79:72] \& DEST[79:72];
ELSE DEST[79:72] < SRC[79:72]; Fl;
IF (DEST[87:80] > SRC[87:80])
THEN DEST[87:80] < DEST[87:80];
ELSE DEST[87:80] < SRC[87:80]; Fl;
IF (DEST[95:88] > SRC[95:88])
THEN DEST[95:88] < DEST[95:88];
ELSE DEST[95:88] < SRC[95:88]; Fl;
IF (DEST[103:96] > SRC[103:96])
THEN DEST[103:96] \& DEST[103:96];
ELSE DEST[103:96] \& SRC[103:96]; Fl;
IF (DEST[111:104] > SRC[111:104])
THEN DEST[111:104] \& DEST[111:104];
ELSE DEST[111:104] < SRC[111:104]; FI;
IF (DEST[119:112] > SRC[119:112])
THEN DEST[119:112] \& DEST[119:112];
ELSE DEST[119:112] \& SRC[119:112]; FI;
IF (DEST[127:120] > SRC[127:120])
THEN DEST[127:120] \& DEST[127:120];
ELSE DEST[127:120] \& SRC[127:120]; FI;

## VPMAXSB (VEX. 128 encoded version)

IF SRC1[7:0] >SRC2[7:0] THEN DEST[7:0] $\leftarrow ~ S R C 1[7: 0] ;$
ELSE
DEST[7:0] \& SRC2[7:0]; FI;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *) IF SRC1[127:120] >SRC2[127:120] THEN DEST[127:120] \& SRC1[127:120];
ELSE
DEST[127:120] \& SRC2[127:120]; FI;
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PMAXSB __m128i _mm_max_epi8 ( __m128i a, __m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMAXSD - Maximum of Packed Signed Dword Integers

$\left.\begin{array}{|lllll|}\hline \text { Opcode/ } & \begin{array}{l}\text { Op/ } \\ \text { En }\end{array} & \begin{array}{l}\text { 64/32 bit } \\ \text { Mode } \\ \text { Support }\end{array} & \begin{array}{l}\text { CPUID } \\ \text { Feature } \\ \text { Flag }\end{array} & \text { Description } \\ \text { 66 OF 38 3D /r } & & \text { A } & \text { V/V } & \text { SSE4_1 }\end{array} \begin{array}{l}\text { Compare packed signed } \\ \text { PMAXSD xmm1, xmm2/m128 } \\ \text { dword integers in xmm1 and } \\ \text { xmm2/m128 and store } \\ \text { packed maximum values in } \\ \text { xmm1. }\end{array}\right\}$

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed signed dword integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:1288) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

IF (DEST[31:0] > SRC[31:0])
THEN DEST[31:0] \& DEST[31:0];
ELSE DEST[31:0] $\leftarrow$ SRC[31:0]; FI;
IF (DEST[63:32] > SRC[63:32])
THEN DEST[63:32] \& DEST[63:32];
ELSE DEST[63:32] < SRC[63:32]; Fl;
IF (DEST[95:64] > SRC[95:64])
THEN DEST[95:64] \& DEST[95:64];
ELSE DEST[95:64] < SRC[95:64]; Fl;
IF (DEST[127:96] > SRC[127:96])

```
    THEN DEST[127:96] < DEST[127:96];
    ELSE DEST[127:96] < SRC[127:96]; Fl;
VPMAXSD (VEX. }128\mathrm{ encoded version)
    IF SRC1[31:0] > SRC2[31:0] THEN
        DEST[31:0] & SRC1[31:0];
    ELSE
        DEST[31:0] < SRC2[31:0]; FI;
    (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
    IF SRC1[127:95] > SRC2[127:95] THEN
        DEST[127:95] < SRC1[127:95];
    ELSE
        DEST[127:95] < SRC2[127:95]; FI;
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXSD __m128i _mm_max_epi32 ( __m128i a,__m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
```


## PMAXSW-Maximum of Packed Signed Word Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF EE $/ \Gamma^{1}$ PMAXSW mm1, mm2/m64 | A | V/V | SSE | Compare signed word integers in mm2/m64 and mm1 and return maximum values. |
| 66 OF EE / <br> PMAXSW xmm1, xmm2/m128 | A | V/V | SSE2 | Compare signed word integers in $x m m 2 / m 128$ and xmm1 and return maximum values. |
| VEX.NDS.128.66.0F.WIG EE /r <br> VPMAXSW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed signed word integers in $x m m 3 / m 128$ and $x m m 2$ and store packed maximum values in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of word integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

```
Operation
PMAXSW (64-bit operands)
    IF DEST[15:0] > SRC[15:0]) THEN
        DEST[15:0] \leftarrow DEST[15:0];
    ELSE
        DEST[15:0] \leftarrow SRC[15:0]; Fl;
    (* Repeat operation for 2nd and 3rd words in source and destination operands *)
    IF DEST[63:48] > SRC[63:48]) THEN
    DEST[63:48] \leftarrow DEST[63:48];
    ELSE
        DEST[63:48] \leftarrow SRC[63:48]; Fl;
PMAXSW (128-bit operands)
    IF DEST[15:0] > SRC[15:0]) THEN
        DEST[15:0] \leftarrow DEST[15:0];
    ELSE
        DEST[15:0] \leftarrow SRC[15:0]; Fl;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF DEST[127:112] > SRC[127:112]) THEN
        DEST[127:112] \leftarrow DEST[127:112];
    ELSE
        DEST[127:112] \leftarrow SRC[127:112]; FI;
VPMAXSW (VEX. }128\mathrm{ encoded version)
    IF SRC1[15:0] > SRC2[15:0] THEN
        DEST[15:0] & SRC1[15:0];
    ELSE
        DEST[15:0] < SRC2[15:0]; FI;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF SRC1[127:112] >SRC2[127:112] THEN
        DEST[127:112] & SRC1[127:112];
    ELSE
        DEST[127:112] < SRC2[127:112]; Fl;
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXSW __m64_mm_max_pi16(__m64 a,__m64 b)
PMAXSW __m128i _mm_max_epi16 ( __m128i a,__m128i b)
Flags Affected
None.
```

INSTRUCTION SET REFERENCE, N-Z

## Numeric Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMAXUB—Maximum of Packed Unsigned Byte Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DE $/ \Gamma^{1}$ <br> PMAXUB mm1, mm2/m64 | A | V/V | SSE | Compare unsigned byte integers in mm2/m64 and mm 1 and returns maximum values. |
| 66 OF DE /r <br> PMAXUB xmm1, xmm2/m128 | A | V/V | SSE2 | Compare unsigned byte integers in xmm2/m128and xmm1 and returns maximum values. |
| VEX.NDS.128.66.0F.WIG DE /r VPMAXUB $\mathrm{xmm1}$, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3 .

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of byte integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

```
PMAXUB (64-bit operands)
    IF DEST[7:0] > SRC[17:0]) THEN
        DEST[7:0] \leftarrow DEST[7:0];
    ELSE
        DEST[7:0] \leftarrow SRC[7:0]; Fl;
    (* Repeat operation for 2nd through 7th bytes in source and destination operands *)
    IF DEST[63:56] > SRC[63:56]) THEN
        DEST[63:56] \leftarrow DEST[63:56];
    ELSE
        DEST[63:56] \leftarrow SRC[63:56]; FI;
```

PMAXUB (128-bit operands)
IF DEST[7:0] > SRC[17:0]) THEN
DEST[7:0] $\leftarrow \operatorname{DEST[7:0];~}$
ELSE
DEST[7:0] $\leftarrow$ SRC[7:0]; Fl;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF DEST[127:120] > SRC[127:120]) THEN
DEST[127:120] $\leftarrow$ DEST[127:120];
ELSE
DEST[127:120] $\leftarrow$ SRC[127:120]; Fl;

## VPMAXUB (VEX. 128 encoded version)

IF SRC1[7:0] >SRC2[7:0] THEN DEST[7:0] $\leftarrow$ SRC1[7:0];
ELSE
DEST[7:0] $\leftarrow$ SRC2[7:0]; FI;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF SRC1[127:120] >SRC2[127:120] THEN
DEST[127:120] $\leftarrow$ SRC1[127:120];
ELSE
DEST[127:120] < SRC2[127:120]; Fl;
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
PMAXUB __m64 _mm_max_pu8(__m64 a, __m64 b)
PMAXUB __m128i _mm_max_epu8 ( __m128i a, __m128i b)

## Flags Affected

None.

## Numeric Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMAXUD - Maximum of Packed Unsigned Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 3F /г <br> PMAXUD xmm1, xmm2/m128 | A | V/V | SSE4_1 | Compare packed unsigned dword integers in $x m m 1$ and xmm2/m128 and store packed maximum values in xmm1. |
| VEX.NDS.128.6 VPMAXUD xmm1, <br> 6.0F38.WIG 3F xmm2, <br> $/\ulcorner$ xmm3/m128 | B | V/V | AVX | Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed unsigned dword integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

IF (DEST[31:0] > SRC[31:0])
THEN DEST[31:0] \& DEST[31:0];
ELSE DEST[31:0] \& SRC[31:0]; Fl;
IF (DEST[63:32] > SRC[63:32])
THEN DEST[63:32] \& DEST[63:32];
ELSE DEST[63:32] < SRC[63:32]; Fl;
IF (DEST[95:64] > SRC[95:64])
THEN DEST[95:64] \& DEST[95:64];
ELSE DEST[95:64] < SRC[95:64]; Fl;
IF (DEST[127:96] > SRC[127:96])

```
    THEN DEST[127:96] < DEST[127:96];
    ELSE DEST[127:96] < SRC[127:96]; Fl;
VPMAXUD (VEX.128 encoded version)
    IF SRC1[31:0] > SRC2[31:0] THEN
        DEST[31:0] & SRC1[31:0];
    ELSE
        DEST[31:0] < SRC2[31:0]; Fl;
    (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
    IF SRC1[127:95] > SRC2[127:95] THEN
        DEST[127:95] < SRC1[127:95];
    ELSE
        DEST[127:95] < SRC2[127:95]; FI;
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXUD __m128i _mm_max_epu32 ( __m128i a,__m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
```


## PMAXUW - Maximum of Packed Word Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 зЕ / PMAXUW xmm1, xmm2/m128 | A | V/V | SSE4_1 | Compare packed unsigned word integers in $x m m 1$ and $x m m 2 / m 128$ and store packed maximum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG 3E/r VPMAXUW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed unsigned word integers in $x \mathrm{~mm} 3 / \mathrm{m} 128$ and xmm 2 and store maximum packed values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

IF (DEST[15:0] > SRC[15:0])
THEN DEST[15:0] < DEST[15:0];
ELSE DEST[15:0] < SRC[15:0]; Fl;
IF (DEST[31:16] > SRC[31:16])
THEN DEST[31:16] \& DEST[31:16];
ELSE DEST[31:16] \& SRC[31:16]; Fl;
IF (DEST[47:32] > SRC[47:32])
THEN DEST[47:32] \& DEST[47:32];
ELSE DEST[47:32] < SRC[47:32]; Fl;
IF (DEST[63:48] > SRC[63:48])

```
    THEN DEST[63:48] < DEST[63:48];
    ELSE DEST[63:48] < SRC[63:48]; Fl;
IF (DEST[79:64] > SRC[79:64])
    THEN DEST[79:64] < DEST[79:64];
    ELSE DEST[79:64] < SRC[79:64]; Fl;
IF (DEST[95:80] > SRC[95:80])
    THEN DEST[95:80] < DEST[95:80];
    ELSE DEST[95:80] < SRC[95:80]; Fl;
IF (DEST[111:96] > SRC[111:96])
    THEN DEST[111:96] < DEST[111:96];
    ELSE DEST[111:96] < SRC[111:96]; Fl;
IF (DEST[127:112] > SRC[127:112])
    THEN DEST[127:112] < DEST[127:112];
    ELSE DEST[127:112] < SRC[127:112]; FI;
VPMAXUW (VEX.128 encoded version)
    IF SRC1[15:0] > SRC2[15:0] THEN
        DEST[15:0] < SRC1[15:0];
    ELSE
        DEST[15:0] < SRC2[15:0]; FI;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF SRC1[127:112] >SRC2[127:112] THEN
        DEST[127:112] & SRC1[127:112];
    ELSE
        DEST[127:112] < SRC2[127:112]; Fl;
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXUW__m128i _mm_max_epu16 ( __m128i a,__m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
```


## Other Exceptions

```
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
```


## PMINSB - Minimum of Packed Signed Byte Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 3838 /r PMINSB xmm1, xmm2/m128 | A | V/V | SSE4_1 | Compare packed signed byte integers in $x m m 1$ and $x m m 2 / m 128$ and store packed minimum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG $38 /$ / VPMINSB xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed signed byte integers in $\mathrm{xmm2}$ and $\mathrm{xmm} 3 / \mathrm{m} 128$ and store packed minimum values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg ( $\Gamma, w)$ | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed signed byte integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:1288) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

IF (DEST[7:0] < SRC[7:0])
THEN DEST[7:0] \& DEST[7:0];
ELSE DEST[7:0] $\leftarrow$ SRC[7:0]; Fl;
IF (DEST[15:8] < SRC[15:8])
THEN DEST[15:8] < DEST[15:8];
ELSE DEST[15:8] \& SRC[15:8]; FI;
IF (DEST[23:16] < SRC[23:16])
THEN DEST[23:16] \& DEST[23:16];
ELSE DEST[23:16] < SRC[23:16]; Fl;
IF (DEST[31:24] < SRC[31:24])

THEN DEST[31:24] \& DEST[31:24];
ELSE DEST[31:24] \& SRC[31:24]; Fl; IF (DEST[39:32] < SRC[39:32])

THEN DEST[39:32] \& DEST[39:32]; ELSE DEST[39:32] < SRC[39:32]; Fl;
IF (DEST[47:40] < SRC[47:40])
THEN DEST[47:40] < DEST[47:40];
ELSE DEST[47:40] < SRC[47:40]; FI;
IF (DEST[55:48] < SRC[55:48])
THEN DEST[55:48] \& DEST[55:48];
ELSE DEST[55:48] < SRC[55:48]; FI;
IF (DEST[63:56] < SRC[63:56])
THEN DEST[63:56] \& DEST[63:56];
ELSE DEST[63:56] < SRC[63:56]; Fl;
IF (DEST[71:64] < SRC[71:64])
THEN DEST[71:64] \& DEST[71:64];
ELSE DEST[71:64] < SRC[71:64]; FI;
IF (DEST[79:72] < SRC[79:72])
THEN DEST[79:72] \& DEST[79:72];
ELSE DEST[79:72] $\leqslant$ SRC[79:72]; Fl;
IF (DEST[87:80] < SRC[87:80])
THEN DEST[87:80] \& DEST[87:80];
ELSE DEST[87:80] < SRC[87:80]; Fl;
IF (DEST[95:88] < SRC[95:88])
THEN DEST[95:88] \& DEST[95:88];
ELSE DEST[95:88] < SRC[95:88]; Fl;
IF (DEST[103:96] < SRC[103:96])
THEN DEST[103:96] \& DEST[103:96];
ELSE DEST[103:96] < SRC[103:96]; FI;
IF (DEST[111:104] < SRC[111:104])
THEN DEST[111:104] < DEST[111:104];
ELSE DEST[111:104] < SRC[111:104]; Fl;
IF (DEST[119:112] < SRC[119:112])
THEN DEST[119:112] \& DEST[119:112];
ELSE DEST[119:112] < SRC[119:112]; Fl;
IF (DEST[127:120] < SRC[127:120])
THEN DEST[127:120] \& DEST[127:120];
ELSE DEST[127:120] < SRC[127:120]; FI;

VPMINSB (VEX. 128 encoded version)
IF SRC1[7:0] < SRC2[7:0] THEN
DEST[7:0] \& SRC1[7:0];
ELSE
DEST[7:0] < SRC2[7:0]; Fl;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF SRC1[127:120] < SRC2[127:120] THEN
DEST[127:120] \& SRC1[127:120];
ELSE
DEST[127:120] \& SRC2[127:120]; FI;
DEST[VLMAX-1:128] < 0
Intel C/C++ Compiler Intrinsic Equivalent
PMINSB __m128i _mm_min_epi8 (__m128i a,__m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMINSD - Minimum of Packed Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3839 /г PMINSD xmm1, xmm2/m128 | A | V/V | SSE4_1 | Compare packed signed dword integers in xmm1 and $x m m 2 / m 128$ and store packed minimum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG 39 /г VPMINSD xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed signed dword integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:1288) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

IF (DEST[31:0] < SRC[31:0])
THEN DEST[31:0] \& DEST[31:0];
ELSE DEST[31:0] < SRC[31:0]; FI;
IF (DEST[63:32] < SRC[63:32])
THEN DEST[63:32] < DEST[63:32];
ELSE DEST[63:32] < SRC[63:32]; Fl;
IF (DEST[95:64] < SRC[95:64])
THEN DEST[95:64] < DEST[95:64];
ELSE DEST[95:64] $\leftarrow ~ S R C[95: 64] ;$ Fl;
IF (DEST[127:96] < SRC[127:96])
THEN DEST[127:96] < DEST[127:96];ELSE DEST[127:96] < SRC[127:96]; FI;
VPMINSD (VEX. 128 encoded version)
IF SRC1[31:0] < SRC2[31:0] THENDEST[31:0] $\leftarrow$ SRC1[31:0];
ELSE
DEST[31:0] ↔ SRC2[31:0]; Fl;
(* Repeat operation for 2nd through 3rd dwords in source and destination operands *)IF SRC1[127:95] < SRC2[127:95] THENDEST[127:95] < SRC1[127:95];
ELSE
DEST[127:95] < SRC2[127:95]; Fl;
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PMINSD

$\qquad$
m128i
$\qquad$
m128ia,
$\qquad$
m128i b);

## Flags Affected

 None.
## SIMD Floating-Point Exceptions

None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMINSW-Minimum of Packed Signed Word Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF EA $/ r^{1}$ <br> PMINSW mm1, mm2/m64 | A | V/V | SSE | Compare signed word integers in mm2/m64 and mm1 and return minimum values. |
| 66 OF EA /r <br> PMINSW xmm1, xmm2/m128 | A | V/V | SSE2 | Compare signed word integers in $x m m 2 / m 128$ and $x m m 1$ and return minimum values. |
| VEX.NDS.128.66.0F.WIG EA /r <br> VPMINSW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed signed word integers in $\mathrm{xmm3} / \mathrm{m} 128$ and xmm 2 and return packed minimum values in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum value for each pair of word integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:1288) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

```
Operation
PMINSW (64-bit operands)
    IF DEST[15:0] < SRC[15:0] THEN
        DEST[15:0] \leftarrow DEST[15:0];
    ELSE
        DEST[15:0] \leftarrow SRC[15:0]; FI;
    (* Repeat operation for 2nd and 3rd words in source and destination operands *)
    IF DEST[63:48] < SRC[63:48] THEN
        DEST[63:48] \leftarrow DEST[63:48];
    ELSE
        DEST[63:48] \leftarrow SRC[63:48]; FI;
PMINSW (128-bit operands)
    IF DEST[15:0] < SRC[15:0] THEN
        DEST[15:0] \leftarrow DEST[15:0];
    ELSE
        DEST[15:0] \leftarrow SRC[15:0]; FI;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF DEST[127:112] < SRC/m64[127:112] THEN
        DEST[127:112]\leftarrowDEST[127:112];
    ELSE
        DEST[127:112] \leftarrow SRC[127:112]; Fl;
VPMINSW (VEX. }128\mathrm{ encoded version)
    IF SRC1[15:0] < SRC2[15:0] THEN
        DEST[15:0] < SRC1[15:0];
    ELSE
        DEST[15:0] < SRC2[15:0]; FI;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF SRC1[127:112] < SRC2[127:112] THEN
        DEST[127:112] & SRC1[127:112];
    ELSE
        DEST[127:112] < SRC2[127:112]; Fl;
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMINSW __m64 _mm_min_pi16 (__m64 a,__m64 b)
PMINSW __m128i _mm_min_epi16 ( __m128i a, __m128i b)
```


## Flags Affected

```
None.
```


## Numeric Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
\#MF
(64-bit operations only) If there is a pending $x 87$ FPU exception.

## PMINUB—Minimum of Packed Unsigned Byte Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DA $/ r^{1}$ <br> PMINUB mm1, mm2/m64 | A | V/V | SSE | Compare unsigned byte integers in mm2/m64 and mm1 and returns minimum values. |
| 66 OF DA /r <br> PMINUB xmm1, xmm2/m128 | A | V/V | SSE2 | Compare unsigned byte integers in $x m m 2 / m 128$ and xmm1 and returns minimum values. |
| VEX.NDS.128.66.0F.WIG DA /г VPMINUB xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum value for each pair of byte integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

```
Operation
PMINUB (for 64-bit operands)
    IF DEST[7:0] < SRC[17:0] THEN
        DEST[7:0] \leftarrow DEST[7:0];
    ELSE
        DEST[7:0] \leftarrow SRC[7:0]; Fl;
    (* Repeat operation for 2nd through 7th bytes in source and destination operands *)
    IF DEST[63:56] < SRC[63:56] THEN
    DEST[63:56] \leftarrow DEST[63:56];
    ELSE
        DEST[63:56] \leftarrow SRC[63:56]; Fl;
PMINUB (for 128-bit operands)
    IF DEST[7:0] < SRC[17:0] THEN
        DEST[7:0] \leftarrow DEST[7:0];
    ELSE
        DEST[7:0] \leftarrow SRC[7:0]; Fl;
    (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
    IF DEST[127:120] < SRC[127:120] THEN
        DEST[127:120] \leftarrow DEST[127:120];
    ELSE
        DEST[127:120] \leftarrow SRC[127:120]; FI;
```


## VPMINUB (VEX. 128 encoded version)

```
VPMINUB instruction for 128 -bit operands:
IF SRC1[7:0] < SRC2[7:0] THEN
DEST[7:0] \& SRC1[7:0];
ELSE
DEST[7:0] \& SRC2[7:0]; FI;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF SRC1[127:120] < SRC2[127:120] THEN
DEST[127:120] \& SRC1[127:120];
ELSE
DEST[127:120] \(\leftarrow\) SRC2[127:120]; Fl;
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
PMINUB
``` \(\qquad\)
``` m64
``` \(\qquad\)
``` m64 a, __m64 b)
PMINUB __m128i _mm_min_epu8 ( __m128i a, __m128i b)
Flags Affected
None.
```

INSTRUCTION SET REFERENCE, N-Z

## Numeric Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMINUD - Minimum of Packed Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 3B /г <br> PMINUD xmm1, xmm2/m128 | A | V/V | SSE4_1 | Compare packed unsigned dword integers in xmm1 and $x m m 2 / m 128$ and store packed minimum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG 3B/r VPMINUD xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed unsigned dword integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
IF (DEST[31:0] < SRC[31:0])
    THEN DEST[31:0] < DEST[31:0];
    ELSE DEST[31:0] < SRC[31:0]; Fl;
IF (DEST[63:32] < SRC[63:32])
    THEN DEST[63:32] < DEST[63:32];
    ELSE DEST[63:32] < SRC[63:32]; Fl;
IF (DEST[95:64] < SRC[95:64])
    THEN DEST[95:64] < DEST[95:64];
    ELSE DEST[95:64] < SRC[95:64]; Fl;
IF (DEST[127:96] < SRC[127:96])
```

```
THEN DEST[127:96] & DEST[127:96];
ELSE DEST[127:96] < SRC[127:96]; Fl;
```


## VPMINUD (VEX. 128 encoded version)

```
VPMINUD instruction for 128-bit operands:
IF SRC1[31:0] < SRC2[31:0] THEN DEST[31:0] \(\leftarrow\) SRC1[31:0];
ELSE
DEST[31:0] \(\leftarrow\) SRC2[31:0]; FI;
(* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
IF SRC1[127:95] < SRC2[127:95] THEN
DEST[127:95] \(\leqslant ~ S R C 1[127: 95] ;\)
ELSE
DEST[127:95] < SRC2[127:95]; Fl;
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
PMINUD __m128i _mm_min_epu32 ( __m128i a, __m128i b);
```


## Flags Affected

```
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
```


## PMINUW - Minimum of Packed Word Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 3A / PMINUW xmm1, xmm2/m128 | A | V/V | SSE4_1 | Compare packed unsigned word integers in $x m m 1$ and xmm2/m128 and store packed minimum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG 3A/r VPMINUW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Compare packed unsigned word integers in $\mathrm{xmm} 3 / \mathrm{m} 128$ and xmm 2 and return packed minimum values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

IF (DEST[15:0] < SRC[15:0])
THEN DEST[15:0] \& DEST[15:0];
ELSE DEST[15:0] < SRC[15:0]; FI;
IF (DEST[31:16] < SRC[31:16])
THEN DEST[31:16] \& DEST[31:16];
ELSE DEST[31:16] \& SRC[31:16]; Fl;
IF (DEST[47:32] < SRC[47:32])
THEN DEST[47:32] \& DEST[47:32];
ELSE DEST[47:32] < SRC[47:32]; FI;
IF (DEST[63:48] < SRC[63:48])

THEN DEST[63:48] \& DEST[63:48];
ELSE DEST[63:48] < SRC[63:48]; Fl;
IF (DEST[79:64] < SRC[79:64])
THEN DEST[79:64] \& DEST[79:64];
ELSE DEST[79:64] < SRC[79:64]; Fl;
IF (DEST[95:80] < SRC[95:80])
THEN DEST[95:80] \& DEST[95:80];
ELSE DEST[95:80] < SRC[95:80]; Fl;
IF (DEST[111:96] < SRC[111:96])
THEN DEST[111:96] \& DEST[111:96];
ELSE DEST[111:96] $\leftarrow$ SRC[111:96]; Fl;
IF (DEST[127:112] < SRC[127:112])
THEN DEST[127:112] \& DEST[127:112];
ELSE DEST[127:112] $\leqslant$ SRC[127:112]; FI;
VPMINUW (VEX. 128 encoded version)
VPMINUW instruction for 128-bit operands:
IF SRC1[15:0] < SRC2[15:0] THEN
DEST[15:0] $\leftarrow$ SRC1[15:0];
ELSE
DEST[15:0] $\leftarrow$ SRC2[15:0]; FI;
(* Repeat operation for 2nd through 7th words in source and destination operands *)
IF SRC1[127:112] < SRC2[127:112] THEN
DEST[127:112] \& SRC1[127:112];
ELSE
DEST[127:112] $\leftarrow$ SRC2[127:112]; Fl;
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
PMINUW __m128i _mm_min_epu16 ( __m128i a, __m128i b);

## Flags Affected

None.

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMOVMSKB—Move Byte Mask

| Opcode Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF D7 $/ \Gamma^{1}$ PMOVMSKB reg, mm | A | V/V | SSE | Move a byte mask of mm to reg. The upper bits of r32 or r64 are zeroed |
| 66 0F D7 / PMOVMSKB reg, xmm | A | V/V | SSE2 | Move a byte mask of $x \mathrm{~mm}$ to reg. The upper bits of r32 or r64 are zeroed |
| VEX.128.66.0F.WIG D7 /r VPMOVMSKB reg, xmm1 | A | V/V | AVX | Move a byte mask of xmm 1 to reg. The upper bits of r32 or r64 are filled with zeros. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:reg (r) | NA | NA |

## Description

Creates a mask made up of the most significant bit of each byte of the source operand (second operand) and stores the result in the low byte or word of the destination operand (first operand). The source operand is an MMX technology register or an XMM register; the destination operand is a general-purpose register. When operating on 64-bit operands, the byte mask is 8 bits; when operating on 128-bit operands, the byte mask is 16 -bits.

In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.

VEX. 128 encodings are valid but identical in function. VEX.vVVv is reserved and must be 1111 b , VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

PMOVMSKB (with 64-bit source operand and r32)
г32[0] $\leftarrow$ SRC[7];
r32[1] $\leftarrow$ SRC[15];
(* Repeat operation for bytes 2 through 6 *)r32[7] $\leftarrow$ SRC[63];「32[31:8] $\leftarrow$ ZERO_FILL;
(V)PMOVMSKB (with 128-bit source operand and r32)
r32[0] $\leftarrow$ SRC[7];r32[1] $\leftarrow$ SRC[15];(* Repeat operation for bytes 2 through 14 *)

$$
\text { r32[15] } \leftarrow \mathrm{SRC}[127] ;
$$

$$
\text { г32[31:16] } \leftarrow ~ Z E R O \_F I L L ; ~
$$

PMOVMSKB (with 64-bit source operand and r64)
r64[0] $\leftarrow$ SRC[7];
r64[1] $\leftarrow$ SRC[15];
(* Repeat operation for bytes 2 through 6 *)
r64[7] $\leftarrow$ SRC[63];
r64[63:8] $\leftarrow$ ZERO_FILL;
(V)PMOVMSKB (with 128-bit source operand and r64)
r64[0] $\leftarrow$ SRC[7];
r64[1] $\leftarrow$ SRC[15];
(* Repeat operation for bytes 2 through 14 *)
r64[15] $\leftarrow$ SRC[127];
r64[63:16] $\leftarrow$ ZERO_FILL;
Intel C/C++ Compiler Intrinsic Equivalent
PMOVMSKB int_mm_movemask_pi8( ..... __m64 a)
PMOVMSKB int _mm_movemask_epi8 ( ..... __m128ia)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 7; additionally
\#UD If VEX.L = 1.If VEX.vvvv $!=1111 \mathrm{~B}$.

## PMOVSX - Packed Move with Sign Extend

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 Of $3820 / r$ PMOVSXBW xmm1, xmm2/m64 | A | V/V | SSE4_1 | Sign extend 8 packed signed 8 -bit integers in the low 8 bytes of $x m m 2 / m 64$ to 8 packed signed 16-bit integers in $x \mathrm{~mm} 1$. |
| 66 Of $3821 / r$ PMOVSXBD xmm1, xmm2/m32 | A | V/V | SSE4_1 | Sign extend 4 packed signed 8 -bit integers in the low 4 bytes of $x m m 2 / m 32$ to 4 packed signed 32-bit integers in $x \mathrm{~mm} 1$. |
| 66 Of $3822 / r$ PMOVSXBQ xmm1, xmm2/m16 | A | V/V | SSE4_1 | Sign extend 2 packed signed 8 -bit integers in the low 2 bytes of $x m m 2 / m 16$ to 2 packed signed 64-bit integers in $x \mathrm{~mm} 1$. |
| 66 Of $3823 /$ г PMOVSXWD xmm1, xmm2/m64 | A | V/V | SSE4_1 | Sign extend 4 packed signed 16-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 4 packed signed 32-bit integers in xmm1. |
| 66 Of $3824 /$ / PMOVSXWQ xmm1, xmm2/m32 | A | V/V | SSE4_1 | Sign extend 2 packed signed 16-bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 2 packed signed 64-bit integers in xmm1. |
| 66 Of $3825 / r$ PMOVSXDQ xmm1, xmm2/m64 | A | V/V | SSE4_1 | Sign extend 2 packed signed 32-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 2 packed signed 64-bit integers in xmm1. |
| VEX.128.66.0F38.WIG 20 /г VPMOVSXBW xmm1, xmm2/m64 | A | V/V | AVX | Sign extend 8 packed 8-bit integers in the low 8 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 64$ to 8 packed 16 -bit integers in xmm1. |
| VEX.128.66.0F38.WIG $21 /$ / VPMOVSXBD xmm1, xmm2/m32 | A | V/V | AVX | Sign extend 4 packed 8-bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 4 packed 32 -bit integers in xmm1. |


| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.128.66.0F38.WIG 22 /г VPMOVSXBQ xmm1, xmm2/m16 | A | V/V | AVX | Sign extend 2 packed 8 -bit integers in the low 2 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 16$ to 2 packed 64-bit integers in xmm1. |
| VEX.128.66.0F38.WIG 23 /r VPMOVSXWD xmm1, xmm2/m64 | A | V/V | AVX | Sign extend 4 packed 16-bit integers in the low 8 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 64$ to 4 packed 32 -bit integers in xmm1. |
| VEX.128.66.0F38.WIG $24 /$ / VPMOVSXWQ xmm1, xmm2/m32 | A | V/V | AVX | Sign extend 2 packed 16-bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 2 packed 64-bit integers in xmm1. |
| VEX.128.66.0F38.WIG 25 /г VPMOVSXDQ xmm1, xmm2/m64 | A | V/V | AVX | Sign extend 2 packed 32-bit integers in the low 8 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 64$ to 2 packed 64-bit integers in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(w)$ | ModRM:r/m $(r)$ | NA | NA |

## Description

Sign-extend the low byte/word/dword values in each word/dword/qword element of the source operand (second operand) to word/dword/qword integers and stored as packed data in the destination operand (first operand).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PMOVSXBW

DEST[15:0] \& SignExtend(SRC[7:0]);
DEST[31:16] < SignExtend(SRC[15:8]);
DEST[47:32] \& SignExtend(SRC[23:16]);
DEST[63:48] < SignExtend(SRC[31:24]);
DEST[79:64] \& SignExtend(SRC[39:32]);
DEST[95:80] \& SignExtend(SRC[47:40]); DEST[111:96] $\leqslant$ SignExtend(SRC[55:48]); DEST[127:112] \& SignExtend(SRC[63:56]);

## PMOVSXBD

DEST[31:0] < SignExtend(SRC[7:0]);
DEST[63:32] $\leftarrow$ SignExtend(SRC[15:8]);
DEST[95:64] $\leftarrow$ SignExtend(SRC[23:16]);
DEST[127:96] \& SignExtend(SRC[31:24]);
PMOVSXBQ
DEST[63:0] $\leftarrow$ SignExtend(SRC[7:0]);
DEST[127:64] $\leftarrow$ SignExtend(SRC[15:8]);

## PMOVSXWD

DEST[31:0] $\leftarrow$ SignExtend(SRC[15:0]);
DEST[63:32] < SignExtend(SRC[31:16]);
DEST[95:64] $\leftarrow$ SignExtend(SRC[47:32]);
DEST[127:96] $\leqslant$ SignExtend(SRC[63:48]);

## PMOVSXWQ

DEST[63:0] $\leftarrow$ SignExtend(SRC[15:0]);
DEST[127:64] \& SignExtend(SRC[31:16]);

## PMOVSXDQ

DEST[63:0] $\leftarrow$ SignExtend(SRC[31:0]);
DEST[127:64] $\leftarrow$ SignExtend(SRC[63:32]);

## VPMOVSXBW

Packed_Sign_Extend_BYTE_to_WORD() DEST[VLMAX-1:128] $\leftarrow 0$

## VPMOVSXBD

Packed_Sign_Extend_BYTE_to_DWORD()
DEST[VLMAX-1:128] $\leftarrow 0$

## VPMOVSXBQ

Packed_Sign_Extend_BYTE_to_QWORD() DEST[VLMAX-1:128] $\leftarrow 0$

## VPMOVSXWD

Packed_Sign_Extend_WORD_to_DWORD()
DEST[VLMAX-1:128] $\leftarrow 0$

```
VPMOVSXWQ
Packed_Sign_Extend_WORD_to_QWORD()
DEST[VLMAX-1:128] <0
VPMOVSXDQ
Packed_Sign_Extend_DWORD_to_QWORD()
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMOVSXBW __m128i _mm_cvtepi8_epi16 ( __m128i a);
PMOVSXBD __m128i _mm_cvtepi8_epi32 ( __m128i a);
PMOVSXBQ __m128i _mm_cvtepi8_epi64 ( __m128i a);
PMOVSXWD __m128i _mm_cvtepi16_epi32 (__m128ia);
PMOVSXWQ __m128i _mm_cvtepi16_epi64 (__m128ia);
PMOVSXDQ __m128i _mm_cvtepi32_epi64 (__m128i a);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 5; additionally
#UD If VEX.L = 1.
    If VEX.vvvv != 1111B.
```


## PMOVZX - Packed Move with Zero Extend

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 Of $3830 /$ г PMOVZXBW xmm1, xmm2/m64 | A | V/V | SSE4_1 | Zero extend 8 packed 8-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 8 packed 16 -bit integers in $x \mathrm{~mm} 1$. |
| 66 Of 3831 /г PMOVZXBD xmm1, xmm2/m32 | A | V/V | SSE4_1 | Zero extend 4 packed 8-bit integers in the low 4 bytes of $x m m 2 / m 32$ to 4 packed 32-bit integers in xmm1. |
| 66 Of $3832 /$ / PMOVZXBQ xmm1, xmm2/m16 | A | V/V | SSE4_1 | Zero extend 2 packed 8-bit integers in the low 2 bytes of $x m m 2 / m 16$ to 2 packed 64-bit integers in xmm1. |
| 66 Of $3833 /$ / PMOVZXWD xmm1, xmm2/m64 | A | V/V | SSE4_1 | Zero extend 4 packed 16-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 4 packed 32 -bit integers in $x m m 1$. |
| 66 Of 3834 / PMOVZXWQ xmm1, xmm2/m32 | A | V/V | SSE4_1 | Zero extend 2 packed 16-bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 2 packed 64-bit integers in xmm1. |
| $\begin{aligned} & 66 \text { Of } 3835 \text { /r } \\ & \text { PMOVZXDQ xmm1, xmm2/m64 } \end{aligned}$ | A | V/V | SSE4_1 | Zero extend 2 packed 32-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 2 packed 64-bit integers in $x m m 1$. |
| VEX.128.66.0F38.WIG 30 /г VPMOVZXBW xmm1, xmm2/m64 | A | V/V | AVX | Zero extend 8 packed 8-bit integers in the low 8 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 64$ to 8 packed 16 -bit integers in xmm1. |
| VEX.128.66.0F38.WIG 31 /г VPMOVZXBD xmm1, xmm2/m32 | A | V/V | AVX | Zero extend 4 packed 8-bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 4 packed 32 -bit integers in xmm1. |
| VEX.128.66.0F38.WIG $32 /$ / VPMOVZXBQ xmm1, xmm2/m16 | A | V/V | AVX | Zero extend 2 packed 8-bit integers in the low 2 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 16$ to 2 packed 64 -bit integers in xmm1. |


| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.128.66.0F38.WIG $33 /$ / VPMOVZXWD xmm1, xmm2/m64 | A | V/V | AVX | Zero extend 4 packed 16-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 4 packed 32-bit integers in xmm1. |
| VEX.128.66.0F38.WIG $34 / г$ VPMOVZXWQ xmm1, xmm2/m32 | A | V/V | AVX | Zero extend 2 packed 16-bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 2 packed 64-bit integers in xmm1. |
| VEX.128.66.0F38.WIG $35 / \mathrm{r}$ VPMOVZXDQ xmm1, xmm2/m64 | A | V/V | AVX | Zero extend 2 packed 32-bit integers in the low 8 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 64$ to 2 packed 64-bit integers in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Zero-extend the low byte/word/dword values in each word/dword/qword element of the source operand (second operand) to word/dword/qword integers and stored as packed data in the destination operand (first operand).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
PMOVZXBW
    DEST[15:0] \leftarrow ZeroExtend(SRC[7:0]);
    DEST[31:16] < ZeroExtend(SRC[15:8]);
    DEST[47:32] \leftarrow ZeroExtend(SRC[23:16]);
    DEST[63:48] < ZeroExtend(SRC[31:24]);
    DEST[79:64] \leftarrow ZeroExtend(SRC[39:32]);
    DEST[95:80] < ZeroExtend(SRC[47:40]);
    DEST[111:96] < ZeroExtend(SRC[55:48]);
    DEST[127:112] < ZeroExtend(SRC[63:56]);
```


## PMOVZXBD

DEST[31:0] $\leftarrow$ ZeroExtend(SRC[7:0]);
DEST[63:32] < ZeroExtend(SRC[15:8]);
DEST[95:64] $\leftarrow$ ZeroExtend(SRC[23:16]);
DEST[127:96] \& ZeroExtend(SRC[31:24]);

## PMOVZXQB

DEST[63:0] $\leftarrow$ ZeroExtend(SRC[7:0]);
DEST[127:64] $\leftarrow$ ZeroExtend(SRC[15:8]);

## PMOVZXWD

DEST[31:0] $\leftarrow$ ZeroExtend(SRC[15:0]);
DEST[63:32] $\leftarrow$ ZeroExtend(SRC[31:16]);
DEST[95:64] $\leftarrow$ ZeroExtend(SRC[47:32]);
DEST[127:96] \& ZeroExtend(SRC[63:48]);

## PMOVZXWQ

DEST[63:0] Һ ZeroExtend(SRC[15:0]);
DEST[127:64] < ZeroExtend(SRC[31:16]);

## PMOVZXDQ

DEST[63:0] $\leftarrow$ ZeroExtend(SRC[31:0]);
DEST[127:64] \& ZeroExtend(SRC[63:32]);

## VPMOVZXBW

Packed_Zero_Extend_BYTE_to_WORD() DEST[VLMAX-1:128] $\leftarrow 0$

## VPMOVZXBD

Packed_Zero_Extend_BYTE_to_DWORD() DEST[VLMAX-1:128] $\leftarrow 0$

## VPMOVZXBQ

Packed_Zero_Extend_BYTE_to_QWORD() DEST[VLMAX-1:128] $\leftarrow 0$

## VPMOVZXWD

Packed_Zero_Extend_WORD_to_DWORD() DEST[VLMAX-1:128] $\leftarrow 0$

## VPMOVZXWQ

Packed_Zero_Extend_WORD_to_QWORD() DEST[VLMAX-1:128] $\leftarrow 0$

## VPMOVZXDQ

## Packed_Zero_Extend_DWORD_to_QWORD() <br> DEST[VLMAX-1:128] $\leftarrow 0$

Flags Affected
None

## Intel C/C++ Compiler Intrinsic Equivalent

| VZXBW | _m128i _mm_ cvtepu8_epi16 ( __m128i a); |
| :---: | :---: |
| PMOVZXBD | m128i _mm_ cvtepu8_epi32 ( __m128i a); |
| PMOVZXBQ | m128i _mm_cvtepu8_epi64 ( __m128i a); |
| PMOVZXWD | m128i _mm_ cvtepu16_epi32 ( __m128i a); |
| PMOVZXWQ | m128i _mm_ cvtepu16_epi64 ( __m128i a); |
| MOVZXDQ | m128i _mm_ cvtepu32_epi64 ( __m12 |

## Flags Affected

None.

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv $!=1111 \mathrm{~B}$.

## PMULDQ - Multiply Packed Signed Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3828 /r PMULDQ xmm1, xmm2/m128 | A | V/V | SSE4_1 | Multiply the packed signed dword integers in xmm1 and $x m m 2 / m 128$ and store the quadword product in $x \mathrm{~mm} 1$ |
| VEX.NDS.128.66.0F38.WIG $28 / \stackrel{ }{\text { / }}$ VPMULDQ xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Multiply packed signed doubleword integers in xmm2 by packed signed doubleword integers in xmm3/m128, and store the quadword results in xmm 1 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs two signed multiplications from two pairs of signed dword integers and stores two 64-bit products in the destination operand (first operand). The 64-bit product from the first/third dword element in the destination operand and the first/third dword element of the source operand (second operand) is stored to the low/high qword element of the destination.
If the source is a memory operand then all 128 bits will be fetched from memory but the second and fourth dwords will not be used in the computation.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

PMULDQ (128-bit Legacy SSE version)
DEST[63:0] $\leftarrow$ DEST[31:0] * SRC[31:0]
DEST[127:64] < DEST[95:64] * SRC[95:64]
DEST[VLMAX-1:128] (Unmodified)

VPMULDQ (VEX. 128 encoded version)
DEST[63:0] $\leftarrow \operatorname{SRC1}[31: 0]$ * SRC2[31:0]

$$
\text { DEST[127:64] } \leftarrow \operatorname{SRC1}[95: 64] ~ * ~ S R C 2[95: 64] ~
$$

$$
\text { DEST[VLMAX-1:128] } \leftarrow 0
$$

Intel C/C++ Compiler Intrinsic Equivalent
PMULDQ

$\qquad$
m128ia,
m128i b);

## Flags Affected

None.SIMD Floating-Point ExceptionsNone.
Other Exceptions
See Exceptions Type 5; additionally
\#UD ..... If VEX.L = 1.If VEX.vVvv $!=1111 \mathrm{~B}$.

## PMULHRSW - Packed Multiply High with Round and Scale

| Opcode/ |
| :--- |
| Instruction |
| OF $380 B / r^{1}$ |
| PMULHRSW mm1, mm2/m64 |

66 OF 38 0B /г
PMULHRSW xmm1, xmm2/m128

| VEX.NDS.128.66.0F38.WIG OB /r | B | V/V AVX | Multiply 16 -bit signed <br> words, scale and round <br> VPMULHRSW $x m m 1, ~ x m m 2, ~$ |
| :--- | :--- | :--- | :--- |
| smm3/m128 |  |  |  |
| highed doublewords, pack 16 bits to xmm1. |  |  |  |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\triangleright} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\bullet} 64$ and IA-32
Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

PMULHRSW multiplies vertically each signed 16-bit integer from the destination operand (first operand) with the corresponding signed 16-bit integer of the source operand (second operand), producing intermediate, signed 32-bit integers. Each intermediate 32 -bit integer is truncated to the 18 most significant bits. Rounding is always performed by adding 1 to the least significant bit of the 18-bit intermediate result. The final result is obtained by selecting the 16 bits immediately to the right of the most significant bit of each 18-bit intermediate result and packed to the destination operand. Both operands can be MMX register or XMM registers.

When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PMULHRSW (with 64-bit operands)

```
    temp0[31:0] = INT32 ((DEST[15:0] * SRC[15:0]) >>14) + 1;
    temp1[31:0] = INT32 ((DEST[31:16] * SRC[31:16]) >>14) + 1;
    temp2[31:0] = INT32 ((DEST[47:32] * SRC[47:32]) >> 14) + 1;
    temp3[31:0] = INT32 ((DEST[63:48] * SRc[63:48]) >> 14) + 1;
    DEST[15:0] = temp0[16:1];
    DEST[31:16] = temp1[16:1];
    DEST[47:32] = temp2[16:1];
    DEST[63:48] = temp3[16:1];
```


## PMULHRSW (with 128-bit operand)

```
temp0[31:0] = INT32 ((DEST[15:0] * SRC[15:0]) >>14) + 1;
    temp1[31:0] = INT32 ((DEST[31:16] * SRC[31:16]) >>14) + 1;
    temp2[31:0] = INT32 ((DEST[47:32] * SRC[47:32]) >>14) + 1;
    temp3[31:0] = INT32 ((DEST[63:48] * SRC[63:48]) >>14) + 1;
    temp4[31:0] = INT32 ((DEST[79:64] * SRC[79:64]) >>14) + 1;
    temp5[31:0] = INT32 ((DEST[95:80] * SRC[95:80]) >>14) + 1;
    temp6[31:0] = INT32 ((DEST[111:96] * SRC[111:96]) >>14) + 1;
    temp7[31:0] = INT32 ((DEST[127:112] * SRC[127:112) >>14) + 1;
    DEST[15:0] = temp0[16:1];
    DEST[31:16] = temp1[16:1];
    DEST[47:32] = temp2[16:1];
    DEST[63:48] = temp3[16:1];
    DEST[79:64] = temp4[16:1];
    DEST[95:80] = temp5[16:1];
    DEST[111:96] = temp6[16:1];
    DEST[127:112] = temp7[16:1];
```

VPMULHRSW (VEX. 128 encoded version)
temp0[31:0] < INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp1[31:0] < INT32 ((SRC1[31:16] * SRC2[31:16]) >>14) + 1
temp2[31:0] < INT32 ((SRC1[47:32] * SRC2[47:32]) >>14) + 1
temp3[31:0] < INT32 ((SRC1[63:48] * SRC2[63:48]) >>14) + 1
temp4[31:0] < INT32 ((SRC1[79:64] * SRC2[79:64]) >>14) + 1
temp5[31:0] < INT32 ((SRC1[95:80] * SRC2[95:80]) >>14) + 1
temp6[31:0] < INT32 ((SRC1[111:96] * SRC2[111:96]) >>14) + 1

```
temp7[31:0] < INT32 ((SRC1[127:112] * SRC2[127:112) >> 14) + 1
DEST[15:0] < tempO[16:1]
DEST[31:16] < temp1[16:1]
DEST[47:32] < temp2[16:1]
DEST[63:48] < temp3[16:1]
DEST[79:64] < temp4[16:1]
DEST[95:80] < temp5[16:1]
DEST[111:96] < temp6[16:1]
DEST[127:112] & temp7[16:1]
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalents
PMULHRSW __m64 _mm_mulhrs_pi16 (__m64 a, __m64 b)
PMULHRSW __m128i _mm_mulhrs_epi16 (__m128i a,__m128i b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
```


## PMULHUW—Multiply Packed Unsigned Integers and Store High Result

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF E4 / $\Gamma^{1}$ <br> PMULHUW mm1, mm2/m64 | A | V/V | SSE | Multiply the packed unsigned word integers in mm 1 register and $m m 2 / m 64$, and store the high 16 bits of the results in mm1. |
| 66 OF E4 /г <br> PMULHUW xmm1, xmm2/m128 | A | V/V | SSE2 | Multiply the packed unsigned word integers in $x m m 1$ and $x m m 2 / m 128$, and store the high 16 bits of the results in $x \mathrm{~mm} 1$. |
| VEX.NDS.128.66.0F.WIG E4 /г <br> VPMULHUW xmm1, xmm2, <br> xmm3/m128 | B | V/V | AVX | Multiply the packed unsigned word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm 1 . |

## NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Performs a SIMD unsigned multiply of the packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each 32-bit intermediate results in the destination operand. (Figure 4-4 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.


Figure 4-4. PMULHUW and PMULHW Instruction Operation Using 64-bit Operands

## Operation

PMULHUW (with 64-bit operands)
TEMPO[31:0] $\leftarrow \quad$ DEST[15:0] * SRC[15:0]; (* Unsigned multiplication *)
TEMP1[31:0] $\leftarrow \quad$ DEST[31:16] * SRC[31:16];
TEMP2[31:0] $\leftarrow \quad$ DEST[47:32] * SRC[47:32];
TEMP3[31:0] $\leftarrow \quad$ DEST[63:48] * SRC[63:48];
DEST[15:0] $\leftarrow \quad$ TEMPO[31:16];
DEST[31:16] $\leftarrow \quad$ TEMP1[31:16];
DEST[47:32] $\leftarrow \quad$ TEMP2[31:16];
DEST[63:48] $\leftarrow \quad$ TEMP3[31:16];
PMULHUW (with 128-bit operands)
TEMPO[31:0] $\leftarrow$ DEST[15:0] * SRC[15:0]; (* Unsigned multiplication *)
TEMP1[31:0] $\leftarrow \quad$ DEST[31:16] * SRC[31:16];
TEMP2[31:0] $\leftarrow \quad$ DEST[47:32] * SRC[47:32];
TEMP3[31:0] $\leftarrow \quad$ DEST[63:48] * SRC[63:48];
TEMP4[31:0] $\leftarrow \quad$ DEST[79:64] * SRC[79:64];
TEMP5[31:0] $\leftarrow \quad$ DEST[95:80] * SRC[95:80];
TEMP6[31:0] $\leftarrow \quad$ DEST[111:96] * SRC[111:96];
TEMP7[31:0] $\leftarrow \quad$ DEST[127:112] * SRC[127:112];
DEST[15:0] $\leftarrow \quad$ TEMPO[31:16];
DEST[31:16] $\leftarrow \quad$ TEMP1[31:16];
DEST[47:32] $\leftarrow \quad$ TEMP2[31:16];
DEST[63:48] $\leftarrow \quad$ TEMP3[31:16];
DEST[79:64] $\leftarrow \quad$ TEMP4[31:16];

```
    DEST[95:80] }\leftarrow TEMP5[31:16];
DEST[111:96] \leftarrow TEMP6[31:16];
DEST[127:112]}\leftarrow TEMP7[31:16]
```

```
VPMULHUW (VEX.128 encoded version)
TEMPO[31:0] & SRC1[15:0] * SRC2[15:0]
TEMP1[31:0] & SRC1[31:16] * SRC2[31:16]
TEMP2[31:0] & SRC1[47:32] * SRC2[47:32]
TEMP3[31:0] < SRC1[63:48] * SRC2[63:48]
TEMP4[31:0] < SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] < SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] & SRC1[111:96] * SRC2[111:96]
TEMP7[31:0] & SRC1[127:112] * SRC2[127:112]
DEST[15:0] < TEMPO[31:16]
DEST[31:16] < TEMP1[31:16]
DEST[47:32] < TEMP2[31:16]
DEST[63:48] < TEMP3[31:16]
DEST[79:64] < TEMP4[31:16]
DEST[95:80] \leftarrow TEMP5[31:16]
DEST[111:96] < TEMP6[31:16]
DEST[127:112] < TEMP7[31:16]
DEST[VLMAX-1:128] <0
```

Intel C/C++ Compiler Intrinsic Equivalent
PMULHUW __m64 _mm_mulhi_pu16(__m64 a, __m64 b)
PMULHUW __m128i _mm_mulhi_epu16 ( __m128i a, __m128i b)

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMULHW—Multiply Packed Signed Integers and Store High Result

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF E5 $/ \Gamma^{1}$ <br> PMULHW mm, mm/m64 | A | V/V | MMX | Multiply the packed signed word integers in mm1 register and $m m 2 / m 64$, and store the high 16 bits of the results in mm1. |
| 66 OF E5 /r <br> PMULHW xmm1, xmm2/m128 | A | V/V | SSE2 | Multiply the packed signed word integers in xmm1 and $x m m 2 / m 128$, and store the high 16 bits of the results in xmm1. |
| VEX.NDS.128.66.0F.WIG E5 /r VPMULHW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Multiply the packed signed word integers in xmm2 and $\mathrm{xmm} 3 / \mathrm{m} 128$, and store the high 16 bits of the results in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume $2 A$ and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD signed multiply of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each intermediate 32 -bit result in the destination operand.
(Figure 4-4 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
n 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PMULHW (with 64-bit operands)

```
TEMPO[31:0] \leftarrow DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
TEMP1[31:0] \leftarrow DEST[31:16] * SRC[31:16];
TEMP2[31:0] \leftarrow DEST[47:32] * SRC[47:32];
TEMP3[31:0] \leftarrow DEST[63:48] * SRC[63:48];
DEST[15:0] }\leftarrow TEMPO[31:16]
DEST[31:16] \leftarrow TEMP1[31:16];
DEST[47:32] }\leftarrow TEMP2[31:16]
DEST[63:48] \leftarrow TEMP3[31:16];
```


## PMULHW (with 128-bit operands)

TEMPO[31:0] $\leftarrow$ DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
TEMP1[31:0] $\leftarrow \quad$ DEST[31:16] * SRC[31:16];
TEMP2[31:0] $\leftarrow \quad$ DEST[47:32] * SRC[47:32];
TEMP3[31:0] $\leftarrow \quad$ DEST[63:48] * SRC[63:48];
TEMP4[31:0] $\leftarrow \quad$ DEST[79:64] * SRC[79:64];
TEMP5[31:0] $\leftarrow \quad$ DEST[95:80] * SRC[95:80];
TEMP6[31:0] $\leftarrow \quad$ DEST[111:96] * SRC[111:96];
TEMP7[31:0] $\leftarrow \quad$ DEST[127:112] * SRC[127:112];
DEST[15:0] $\leftarrow \quad$ TEMPO[31:16];
DEST[31:16] $\leftarrow \quad$ TEMP1[31:16];
DEST[47:32] $\leftarrow \quad$ TEMP2[31:16];
DEST[63:48] $\leftarrow \quad$ TEMP3[31:16];
DEST[79:64] $\leftarrow \quad$ TEMP4[31:16];
DEST[95:80] $\leftarrow \quad$ TEMP5[31:16];
DEST[111:96] $\leftarrow$ TEMP6[31:16];
DEST[127:112] $\leftarrow$ TEMP7[31:16];
VPMULHW (VEX. 128 encoded version)

TEMP1[31:0] \& SRC1[31:16] * SRC2[31:16]
TEMP2[31:0] $\leqslant$ SRC1[47:32] * SRC2[47:32]
TEMP3[31:0] \& SRC1[63:48] * SRC2[63:48]
TEMP4[31:0] \& SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] \& SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] \& SRC1[111:96] * SRC2[111:96]
TEMP7[31:0] $\leftarrow$ SRC1[127:112] * SRC2[127:112]
DEST[15:0] $\leftarrow$ TEMPO[31:16]
DEST[31:16] $\leftarrow$ TEMP1[31:16]
DEST[47:32] $\leftarrow$ TEMP2[31:16]
DEST[63:48] $\leftarrow$ TEMP3[31:16]
DEST[79:64] $\leftarrow$ TEMP4[31:16]
DEST[95:80] $\leftarrow$ TEMP5[31:16]
DEST[111:96] $\leftarrow$ TEMP6[31:16]
DEST[127:112] $\leftarrow$ TEMP7[31:16]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PMULHW __m64 _mm_mulhi_pi16 (__m64 m1, __m64 m2)
PMULHW __m128i_mm_mulhi_epi16 ( __m128i a, __m128i b)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3840 / <br> PMULLD xmm1, xmm2/m128 | A | V/V | SSE4_1 | Multiply the packed dword signed integers in $x m m 1$ and $x m m 2 / m 128$ and store the low 32 bits of each product in xmm1. |
| VEX.NDS.128.66.0F38.WIG 40 /г VPMULLD xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Multiply the packed dword signed integers in xmm2 and $x \mathrm{~mm} 3 / \mathrm{m} 128$ and store the low 32 bits of each product in $\mathrm{xmm1}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs four signed multiplications from four pairs of signed dword integers and stores the lower 32 bits of the four 64-bit products in the destination operand (first operand). Each dword element in the destination operand is multiplied with the corresponding dword element of the source operand (second operand) to obtain a 64-bit intermediate product.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

Temp0[63:0] \& DEST[31:0] * SRC[31:0];
Temp1[63:0] \& DEST[63:32] * SRC[63:32];
Temp2[63:0] \& DEST[95:64] * SRC[95:64];
Temp3[63:0] \& DEST[127:96] * SRC[127:96];
DEST[31:0] $\leftarrow$ Temp0[31:0];
DEST[63:32] $\leftarrow$ Temp1[31:0];
DEST[95:64] $\leftarrow$ Temp2[31:0];

```
DEST[127:96] < Temp3[31:0];
VPMULLD (VEX. }128\mathrm{ encoded version)
Temp0[63:0] < SRC1[31:0] * SRC2[31:0]
Temp1[63:0] & SRC1[63:32] * SRC2[63:32]
Temp2[63:0] & SRC1[95:64] * SRC2[95:64]
Temp3[63:0] < SRC1[127:96] * SRC2[127:96]
DEST[31:0] \leftarrow Temp0[31:0]
DEST[63:32] < Temp1[31:0]
DEST[95:64] < Temp2[31:0]
DEST[127:96] < Temp3[31:0]
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMULLUD __m128i _mm_mullo_epi32(__m128i a,__m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
```


## PMULLW-Multiply Packed Signed Integers and Store Low Result

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF D5 $/ \Gamma^{1}$ <br> PMULLW mm, mm/m64 | A | V/V | MMX | Multiply the packed signed word integers in mm1 register and mm2/m64, and store the low 16 bits of the results in mm1. |
| 66 0F D5 /r <br> PMULLW xmm1, xmm2/m128 | A | V/V | SSE2 | Multiply the packed signed word integers in $x \mathrm{~mm} 1$ and $x m m 2 / m 128$, and store the low 16 bits of the results in xmm1. |
| VEX.NDS.128.66.0F.WIG D5 /г VPMULLW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Multiply the packed dword signed integers in xmm2 and $\mathrm{xmm3} / \mathrm{m} 128$ and store the low 32 bits of each product in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume $2 A$ and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |
| B | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Performs a SIMD signed multiply of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and stores the low 16 bits of each intermediate 32-bit result in the destination operand.
(Figure 4-4 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.


Figure 4-5. PMULLU Instruction Operation Using 64-bit Operands

## Operation

```
PMULLW (with 64-bit operands)
    TEMPO[31:0] \leftarrow DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
    TEMP1[31:0] }\leftarrow DEST[31:16] * SRC[31:16];'
    TEMP2[31:0] \leftarrow DEST[47:32] * SRC[47:32];
    TEMP3[31:0] \leftarrow DEST[63:48] * SRC[63:48];
    DEST[15:0] }\leftarrow TEMPO[15:0]
    DEST[31:16] }\leftarrow TEMP1[15:0]
    DEST[47:32] }\leftarrow TEMP2[15:0]
    DEST[63:48]}\leftarrow TEMP3[15:0]
PMULLW (with 128-bit operands)
    TEMPO[31:0] \leftarrow DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
    TEMP1[31:0] \leftarrow DEST[31:16] * SRC[31:16];
    TEMP2[31:0] \leftarrow DEST[47:32] * SRC[47:32];
    TEMP3[31:0] \leftarrow DEST[63:48] * SRC[63:48];
    TEMP4[31:0] \leftarrow DEST[79:64] * SRC[79:64];
    TEMP5[31:0] \leftarrow DEST[95:80] * SRC[95:80];
    TEMP6[31:0] \leftarrow DEST[111:96] * SRC[111:96];
    TEMP7[31:0] \leftarrow DEST[127:112] * SRC[127:112];
    DEST[15:0] }\leftarrow TEMPO[15:0]
    DEST[31:16] }\leftarrow TEMP1[15:0]
    DEST[47:32] }\leftarrow TEMP2[15:0]
    DEST[63:48] }\leftarrow TEMP3[15:0]
    DEST[79:64] }\leftarrow TEMP4[15:0]
```

```
DEST[95:80] }\leftarrow TEMP5[15:0]
DEST[111:96] \leftarrow TEMP6[15:0];
DEST[127:112] \leftarrow TEMP7[15:0];
```

```
VPMULLW (VEX. }128\mathrm{ encoded version)
Temp0[31:0] < SRC1[15:0] * SRC2[15:0]
Temp1[31:0] & SRC1[31:16] * SRC2[31:16]
Temp2[31:0] < SRC1[47:32] * SRC2[47:32]
Temp3[31:0] & SRC1[63:48] * SRC2[63:48]
Temp4[31:0] & SRC1[79:64] * SRC2[79:64]
Temp5[31:0] < SRC1[95:80] * SRC2[95:80]
Temp6[31:0] & SRC1[111:96] * SRC2[111:96]
Temp7[31:0] & SRC1[127:112] * SRC2[127:112]
DEST[15:0] \leftarrow TempO[15:0]
DEST[31:16] < Temp1[15:0]
DEST[47:32] < Temp2[15:0]
DEST[63:48] < Temp3[15:0]
DEST[79:64] < Temp4[15:0]
DEST[95:80] < Temp5[15:0]
DEST[111:96] < Temp6[15:0]
DEST[127:112] < Temp7[15:0]
DEST[VLMAX-1:128] <0
```

Intel C/C++ Compiler Intrinsic Equivalent
PMULLW __m64 _mm_mullo_pi16(__m64 m1, __m64 m2)
PMULLW __m128i _mm_mullo_epi16 ( __m128i a, __m128i b)

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMULUDQ-Multiply Packed Unsigned Doubleword Integers

$\left.\begin{array}{|lllll|}\hline \text { Opcode/ } & \begin{array}{l}\text { Op/ } \\ \text { En } \\ \text { Instruction }\end{array} & \begin{array}{l}\text { 64/32 bit } \\ \text { Mode } \\ \text { Support } \\ \text { OF F4 / } r^{1}\end{array} & \begin{array}{l}\text { CPUID } \\ \text { Feature } \\ \text { Flag } \\ \text { PMULUDQ mm1, mm2/m64 }\end{array} & \text { A }\end{array} \begin{array}{l}\text { Description } \\ \text { SSE2 }\end{array} \begin{array}{l}\text { Multiply unsigned } \\ \text { doubleword integer in mm1 } \\ \text { by unsigned doubleword } \\ \text { integer in mm2/m64, and } \\ \text { store the quadword result in } \\ \text { mm1. }\end{array}\right\}$

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Multiplies the first operand (destination operand) by the second operand (source operand) and stores the result in the destination operand. The source operand can be an unsigned doubleword integer stored in the low doubleword of an MMX technology register or a 64-bit memory location, or it can be two packed unsigned doubleword integers stored in the first (low) and third doublewords of an XMM register or an 128-bit memory location. The destination operand can be an unsigned doubleword integer stored in the low doubleword an MMX technology register or two packed doubleword integers stored in the first and third doublewords of an XMM register. The
result is an unsigned quadword integer stored in the destination an MMX technology register or two packed unsigned quadword integers stored in an XMM register. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

For 64-bit memory operands, 64 bits are fetched from memory, but only the low doubleword is used in the computation; for 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

PMULUDQ (with 64-Bit operands)
DEST[63:0] $\leftarrow$ DEST[31:0] * SRC[31:0];

## PMULUDQ (with 128-Bit operands)

DEST[63:0] $\leftarrow$ DEST[31:0] * SRC[31:0];
DEST[127:64] $\leftarrow$ DEST[95:64] * SRC[95:64];

## VPMULUDQ (VEX. 128 encoded version)

DEST[63:0] $\leftarrow$ SRC1[31:0] * SRC2[31:0]
DEST[127:64] $\leftarrow$ SRC1[95:64] * SRC2[95:64]
DEST[VLMAX-1:128] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalent

PMULUDQ __m64 _mm_mul_su32 (__m64 a, __m64 b)
PMULUDQ __m128i _mm_mul_epu32 ( __m128i a, __m128i b)
Flags Affected
None.

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally

POP-Pop a Value from the Stack

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8F/0 | POP r/m16 | A | Valid | Valid | Pop top of stack into m16; increment stack pointer. |
| 8F/0 | POP r/m32 | A | N.E. | Valid | Pop top of stack into m32; increment stack pointer. |
| 8F/0 | POP r/m64 | A | Valid | N.E. | Pop top of stack into m64; increment stack pointer. Cannot encode 32-bit operand size. |
| $58+r w$ | POP r16 | B | Valid | Valid | Pop top of stack into r16; increment stack pointer. |
| $58+r d$ | POP r32 | B | N.E. | Valid | Pop top of stack into r32; increment stack pointer. |
| $58+r d$ | POP r64 | B | Valid | N.E. | Pop top of stack into r64; increment stack pointer. Cannot encode 32-bit operand size. |
| 1F | POP DS | C | Invalid | Valid | Pop top of stack into DS; increment stack pointer. |
| 07 | POP ES | C | Invalid | Valid | Pop top of stack into ES; increment stack pointer. |
| 17 | POP SS | C | Invalid | Valid | Pop top of stack into SS; increment stack pointer. |
| OF A1 | POP FS | C | Valid | Valid | Pop top of stack into FS; increment stack pointer by 16 bits. |
| OF A1 | POP FS | C | N.E. | Valid | Pop top of stack into FS; increment stack pointer by 32 bits. |
| OF A1 | POP FS | C | Valid | N.E. | Pop top of stack into FS; increment stack pointer by 64 bits. |
| OF A9 | POP GS | C | Valid | Valid | Pop top of stack into GS; increment stack pointer by 16 bits. |
| OF A9 | POP GS | C | N.E. | Valid | Pop top of stack into GS; increment stack pointer by 32 bits. |


| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF A9 | POP GS | C | Valid | N.E. | Pop top of stack into GS; <br> increment stack pointer by <br>  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (w) | NA | NA | NA |
| $B$ | reg (w) | NA | $N A$ | $N A$ |
| $C$ | $N A$ | $N A$ | $N A$ | $N A$ |

## Description

Loads the value from the top of the stack to the location specified with the destination operand (or explicit opcode) and then increments the stack pointer. The destination operand can be a general-purpose register, memory location, or segment register.
Address and operand sizes are determined and used as follows:

- Address size. The D flag in the current code-segment descriptor determines the default address size; it may be overridden by an instruction prefix (67H).
The address size is used only when writing to a destination operand in memory.
- Operand size. The D flag in the current code-segment descriptor determines the default operand size; it may be overridden by instruction prefixes ( 66 H or REX.W).
The operand size (16, 32, or 64 bits) determines the amount by which the stack pointer is incremented ( 2,4 or 8 ).
- Stack-address size. Outside of 64-bit mode, the B flag in the current stacksegment descriptor determines the size of the stack pointer (16 or 32 bits); in 64 -bit mode, the size of the stack pointer is always 64 bits.
The stack-address size determines the width of the stack pointer when reading from the stack in memory and when incrementing the stack pointer. (As stated above, the amount by which the stack pointer is incremented is determined by the operand size.)

If the destination operand is one of the segment registers DS, ES, FS, GS, or SS, the value loaded into the register must be a valid segment selector. In protected mode, popping a segment selector into a segment register automatically causes the descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register and causes the selector and the descriptor information to be validated (see the "Operation" section below).

A NULL value (0000-0003) may be popped into the DS, ES, FS, or GS register without causing a general protection fault. However, any subsequent attempt to reference a segment whose corresponding segment register is loaded with a NULL value causes a general protection exception (\#GP). In this situation, no memory reference occurs and the saved value of the segment register is NULL.

The POP instruction cannot pop a value into the CS register. To load the CS register from the stack, use the RET instruction.

If the ESP register is used as a base register for addressing a destination operand in memory, the POP instruction computes the effective address of the operand after it increments the ESP register. For the case of a 16-bit stack where ESP wraps to OH as a result of the POP instruction, the resulting location of the memory write is processor-family-specific.

The POP ESP instruction increments the stack pointer (ESP) before data at the old top of stack is written into the destination.

A POP SS instruction inhibits all interrupts, including the NMI interrupt, until after execution of the next instruction. This action allows sequential execution of POP SS and MOV ESP, EBP instructions without the danger of having an invalid stack during an interrupt ${ }^{1}$. However, use of the LSS instruction is the preferred method of loading the SS and ESP registers.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). When in 64-bit mode, POPs using 32-bit operands are not encodable and POPs to DS, ES, SS are not valid. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

```
IF StackAddrSize = 32
    THEN
        IF OperandSize = 32
            THEN
                DEST \(\leftarrow\) SS:ESP; (* Copy a doubleword *)
                ESP \(\leftarrow\) ESP + 4;
            ELSE (* OperandSize = 16*)
                DEST \(\leftarrow\) SS:ESP; (* Copy a word *)
```

1. If a code instruction breakpoint (for debug) is placed on an instruction located immediately after a POP SS instruction, the breakpoint may not be triggered. However, in a sequence of instructions that POP the SS register, only the first instruction in the sequence is guaranteed to delay an interrupt.
In the following sequence, interrupts may be recognized before POP ESP executes:
POP SS
POP SS
POP ESP
```
ESP}\leftarrow\textrm{ESP}+2
    Fl;
ELSE IF StackAddrSize = 64
    THEN
        IF OperandSize = 64
            THEN
                DEST \leftarrow SS:RSP; (* Copy quadword *)
                RSP \leftarrowRSP + 8;
            ELSE (* OperandSize = 16*)
                    DEST \leftarrow SS:RSP; (* Copy a word *)
                    RSP}\leftarrow\textrm{RSP}+2
            FI;
    Fl;
ELSE StackAddrSize = 16
    THEN
        IF OperandSize = 16
            THEN
                DEST \leftarrow SS:SP; (* Copy a word *)
                SP}\leftarrowSP+2
            ELSE (* OperandSize = 32 *)
            DEST \leftarrow SS:SP; (* Copy a doubleword *)
            SP}\leftarrowSP+4
            Fl;
```

Fl ;

Loading a segment register while in protected mode results in special actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor it points to.

64-BIT_MODE
IF FS, or GS is loaded with non-NULL selector;
THEN
IF segment selector index is outside descriptor table limits
OR segment is not a data or readable code segment
OR ((segment is a data or nonconforming code segment)
AND (both RPL and CPL > DPL))
THEN \#GP(selector);
IF segment not marked present
THEN \#NP(selector);
ELSE
SegmentRegister $\leftarrow$ segment selector;
SegmentRegister $\leftarrow$ segment descriptor;
FI;

```
FI;
IF FS, or GS is loaded with a NULL selector;
    THEN
        SegmentRegister }\leftarrow\mathrm{ segment selector;
        SegmentRegister }\leftarrow\mathrm{ segment descriptor;
FI;
PREOTECTED MODE OR COMPATIBILITY MODE;
IF SS is loaded;
    THEN
        IF segment selector is NULL
            THEN #GP(0);
        Fl;
        IF segment selector index is outside descriptor table limits
            or segment selector's RPL = CPL
            or segment is not a writable data segment
            or DPL = CPL
            THEN #GP(selector);
        Fl;
        IF segment not marked present
        THEN #SS(selector);
        ELSE
            SS }\leftarrow\mathrm{ segment selector;
            SS }\leftarrow\mathrm{ segment descriptor;
    Fl;
FI;
IF DS, ES, FS, or GS is loaded with non-NULL selector;
    THEN
        IF segment selector index is outside descriptor table limits
        or segment is not a data or readable code segment
        or ((segment is a data or nonconforming code segment)
        and (both RPL and CPL > DPL))
            THEN #GP(selector);
    Fl;
    IF segment not marked present
        THEN #NP(selector);
        ELSE
            SegmentRegister }\leftarrow\mathrm{ segment selector;
            SegmentRegister }\leftarrow\mathrm{ segment descriptor;
    FI;
```


## FI;

IF DS, ES, FS, or GS is loaded with a NULL selector THEN

SegmentRegister $\leftarrow$ segment selector;
SegmentRegister $\leftarrow$ segment descriptor;
FI;
Flags Affected
None.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If attempt is made to load SS register with NULL segment selector. |
|  | If the destination operand is in a non-writable segment. |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. |
| \#GP(selector) | If segment selector index is outside descriptor table limits. |
|  | If the SS register is being loaded and the segment selector's RPL and the segment descriptor's DPL are not equal to the CPL. |
|  | If the SS register is being loaded and the segment pointed to is a non-writable data segment. |
|  | If the DS, ES, FS, or GS register is being loaded and the segment pointed to is not a data or readable code segment. |
|  | If the DS, ES, FS, or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, but both the RPL and the CPL are greater than the DPL. |
| \#SS(0) | If the current top of stack is not within the stack segment. |
|  | If a memory operand effective address is outside the SS segment limit. |
| \#SS(selector) | If the SS register is being loaded and the segment pointed to is marked not present. |
| \#NP | If the DS, ES, FS, or GS register is being loaded and the segment pointed to is marked not present. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled. |
| \#UD | If the LOCK prefix is used. |

Real-Address Mode Exceptions

| \#GP | If a memory operand effective address is outside the CS, DS, |
| :--- | :--- |
| ES, FS, or GS segment limit. |  |
| \#UD | If the LOCK prefix is used. |

## Virtual-8086 Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory reference is made while alignment checking is enabled.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

| \#GP(0) | If the memory address is in a non-canonical form. |
| :--- | :--- |
| \#SS(U) | If the stack address is in a non-canonical form. |
| \#GP(selector) | If the descriptor is outside the descriptor table limit. <br> If the FS or GS register is being loaded and the segment pointed <br> to is not a data or readable code segment. <br> If the FS or GS register is being loaded and the segment pointed <br> to is a data or nonconforming code segment, but both the RPL <br> and the CPL are greater than the DPL. |
|  | If an unaligned memory reference is made while alignment <br> checking is enabled. |
| \#AC(0) | If a page fault occurs. <br> If the FS or GS register is being loaded and the segment pointed |
| \#PF(fault-code) |  |
| \#NP | to is marked not present. |
| \#UD the LOCK prefix is used. |  |

## POPA/POPAD—Pop All General-Purpose Registers

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 61 | POPA | A | Invalid | Valid | Pop DI, SI, BP, BX, DX, CX, <br> and AX. |
| 61 | POPAD | A | Invalid | Valid | Pop EDI, ESI, EBP, EBX, EDX, <br> ECX, and EAX. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Pops doublewords (POPAD) or words (POPA) from the stack into the general-purpose registers. The registers are loaded in the following order: EDI, ESI, EBP, EBX, EDX, ECX, and EAX (if the operand-size attribute is 32) and DI, SI, BP, BX, DX, CX, and AX (if the operand-size attribute is 16). (These instructions reverse the operation of the PUSHA/PUSHAD instructions.) The value on the stack for the ESP or SP register is ignored. Instead, the ESP or SP register is incremented after each register is loaded.

The POPA (pop all) and POPAD (pop all double) mnemonics reference the same opcode. The POPA instruction is intended for use when the operand-size attribute is 16 and the POPAD instruction for when the operand-size attribute is 32 . Some assemblers may force the operand size to 16 when POPA is used and to 32 when POPAD is used (using the operand-size override prefix [66H] if necessary). Others may treat these mnemonics as synonyms (POPA/POPAD) and use the current setting of the operand-size attribute to determine the size of values to be popped from the stack, regardless of the mnemonic used. (The D flag in the current code segment's segment descriptor determines the operand-size attribute.)
This instruction executes as described in non-64-bit modes. It is not valid in 64-bit mode.

## Operation

```
IF 64-Bit Mode
    THEN
        #UD;
ELSE
    IF OperandSize = 32 (* Instruction = POPAD *)
    THEN
        EDI }\leftarrow\textrm{Pop();
        ESI }\leftarrow\textrm{Pop();
        EBP}\leftarrow\textrm{Pop();
```

```
    Increment ESP by 4; (* Skip next 4 bytes of stack *)
    \(E B X \leftarrow \operatorname{Pop}() ;\)
    EDX \(\leftarrow \operatorname{Pop}() ;\)
    \(\mathrm{ECX} \leftarrow \mathrm{Pop}() ;\)
    EAX \(\leftarrow \operatorname{Pop}() ;\)
    ELSE (* OperandSize \(=16\), instruction \(=\) POPA *)
    DI \(\leftarrow \operatorname{Pop}() ;\)
    \(\mathrm{SI} \leftarrow \mathrm{Pop}() ;\)
    \(\mathrm{BP} \leftarrow \mathrm{Pop}() ;\)
    Increment ESP by 2; (* Skip next 2 bytes of stack *)
    \(B X \leftarrow \operatorname{Pop}() ;\)
    DX \(\leftarrow \operatorname{Pop}() ;\)
    \(C X \leftarrow \operatorname{Pop}() ;\)
    \(A X \leftarrow \operatorname{Pop}() ;\)
    FI ;
Fl ;
Flags Affected
None.
Protected Mode Exceptions
\#SS(0) If the starting or ending stack address is not within the stack
        segment.
\#PF(fault-code) If a page fault occurs.
\# \(\mathrm{AC}(0) \quad\) If an unaligned memory reference is made while the current
    privilege level is 3 and alignment checking is enabled.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
If the starting or ending stack address is not within the stack segment.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If the starting or ending stack address is not within the stack \\
segment.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If an unaligned memory reference is made while alignment \\
checking is enabled.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}
```


## Compatibility Mode Exceptions

Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

\#UD If in 64-bit mode.

## POPCNT - Return the Count of Number of Bits Set to 1

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F3 OF B8/r | $\begin{aligned} & \text { POPCNT r16, } \\ & \text { r/m16 } \end{aligned}$ | A | Valid | Valid | POPCNT on r/m16 |
| F3 OF B8/r | $\begin{aligned} & \text { POPCNT r32, } \\ & \text { r/m32 } \end{aligned}$ | A | Valid | Valid | POPCNT on r/m32 |
| F3 REX.W OF B8 /r | POPCNT r64, r/m64 | A | Valid | N.E. | POPCNT on r/m64 |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

This instruction calculates of number of bits set to 1 in the second operand (source) and returns the count in the first operand (a destination register).

## Operation

Count $=0$;
For (i=0; i < OperandSize; i++)
\{ $\begin{aligned} & \text { IF }(S R C[i]=1) / / i \text { 'th bit } \\ & \text { THEN Count++; } \mathrm{Fl} \text {; }\end{aligned}$
\}
DEST $\leftarrow$ Count;

## Flags Affected

$O F, S F, Z F, A F, C F, P F$ are all cleared. $Z F$ is set if $S R C=0$, otherwise $Z F$ is cleared
Intel C/C++ Compiler Intrinsic Equivalent
POPCNT int _mm_popcnt_u32(unsigned int a);
POPCNT int64_t _mm_popent_u64(unsigned __int64 a);

## Protected Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#PF (fault-code) | For a page fault. |
| \#UD | If CPUID.01H:ECX.POPCNT [Bit 23] = 0. |
|  | If LOCK prefix is used. |
|  | Either the prefix REP (F3h) or REPN (F2H) is used. |

Real Mode Exceptions
\#GP(0) If any part of the operand lies outside of the effective address space from 0 to $0 F F F F H$.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#UD If CPUID.01H:ECX.POPCNT [Bit 23] $=0$.
If LOCK prefix is used.
Either the prefix REP (F3h) or REPN (F2H) is used.

Virtual 8086 Mode Exceptions
\#GP(0) If any part of the operand lies outside of the effective address space from 0 to OFFFFH.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF (fault-code) For a page fault.
\#UD If CPUID.01H:ECX.POPCNT [Bit 23] $=0$.
If LOCK prefix is used.
Either the prefix REP (F3h) or REPN (F2H) is used.

## Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

## 64-Bit Mode Exceptions

| \#GP(0) | If the memory address is in a non-canonical form. |
| :--- | :--- |
| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| \#PF (fault-code) | For a page fault. <br> \#UD |
|  | If CPUID.01H:ECX.POPCNT [Bit 23] $=0$. |
|  | If LOCK prefix is used. |
|  | Either the prefix REP (F3h) or REPN (F2H) is used. |

## POPF/POPFD/POPFQ-Pop Stack into EFLAGS Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode <br> 9D | Compat/ <br> Leg Mode <br> Valid | Description <br> Pop top of stack into lower <br> 16 bits of EFLAGS. |
| :--- | :--- | :--- | :--- | :--- | :--- |
| REX.W +9D | POPFQ | A | Valid | N.E. | VFLAGS. <br> Pop top of stack and zero- <br> extend into RFLAGS. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

Pops a doubleword (POPFD) from the top of the stack (if the current operand-size attribute is 32) and stores the value in the EFLAGS register, or pops a word from the top of the stack (if the operand-size attribute is 16) and stores it in the lower 16 bits of the EFLAGS register (that is, the FLAGS register). These instructions reverse the operation of the PUSHF/PUSHFD instructions.

The POPF (pop flags) and POPFD (pop flags double) mnemonics reference the same opcode. The POPF instruction is intended for use when the operand-size attribute is 16 ; the POPFD instruction is intended for use when the operand-size attribute is 32. Some assemblers may force the operand size to 16 for POPF and to 32 for POPFD. Others may treat the mnemonics as synonyms (POPF/POPFD) and use the setting of the operand-size attribute to determine the size of values to pop from the stack.

The effect of POPF/POPFD on the EFLAGS register changes, depending on the mode of operation. When the processor is operating in protected mode at privilege level 0 (or in real-address mode, the equivalent to privilege level 0 ), all non-reserved flags in the EFLAGS register except RF ${ }^{1}$, VIP, VIF, and VM may be modified. VIP, VIF and VM remain unaffected.

When operating in protected mode with a privilege level greater than 0 , but less than or equal to IOPL, all flags can be modified except the IOPL field and VIP, VIF, and VM. Here, the IOPL flags are unaffected, the VIP and VIF flags are cleared, and the VM flag is unaffected. The interrupt flag (IF) is altered only when executing at a level at least as privileged as the IOPL. If a POPF/POPFD instruction is executed with insufficient privilege, an exception does not occur but privileged bits do not change.

1. RF is always zero after the execution of POPF. This is because POPF, like all instructions, clears RF as it begins to execute.

When operating in virtual-8086 mode, the IOPL must be equal to 3 to use POPF/POPFD instructions; VM, RF, IOPL, VIP, and VIF are unaffected. If the IOPL is less than 3, POPF/POPFD causes a general-protection exception (\#GP).

In 64-bit mode, use REX.W to pop the top of stack to RFLAGS. The mnemonic assigned is POPFQ (note that the 32-bit operand is not encodable). POPFQ pops 64 bits from the stack, loads the lower 32 bits into RFLAGS, and zero extends the upper bits of RFLAGS.

See Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information about the EFLAGS registers.

## Operation

```
IF VM = 0 (* Not in Virtual-8086 Mode *)
```

THEN IF CPL $=0$
THEN
IF OperandSize = 32;
THEN
EFLAGS $\leftarrow$ Pop(); (* 32-bit pop *)
(* All non-reserved flags except RF, VIP, VIF, and VM can be modified;
VIP and VIF are cleared; RF, VM, and all reserved bits are unaffected. *)
ELSE IF (Operandsize = 64)
RFLAGS = Pop(); (* 64-bit pop *)
(* All non-reserved flags except RF, VIP, VIF, and VM can be modified; VIP and VIF are cleared; RF, VM, and all reserved bits are unaffected.*)
ELSE (* OperandSize = 16 *)
EFLAGS[15:0] $\leftarrow \operatorname{Pop}()$; (* 16-bit pop *)
(* All non-reserved flags can be modified. *)
FI;
ELSE (* CPL > 0 *)
IF OperandSize $=32$
THEN
IF CPL > IOPL
THEN
EFLAGS $\leftarrow$ Pop(); (* 32-bit pop *)
(* All non-reserved bits except IF, IOPL, RF, VIP, and
VIF can be modified; IF, IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *)
ELSE
EFLAGS $\leftarrow$ Pop(); (* 32-bit pop *)
(* All non-reserved bits except IOPL, RF, VIP, and VIF can be modified; IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *)

FI;

```
            ELSE IF (Operandsize = 64)
            IF CPL > IOPL
                THEN
                RFLAGS }\leftarrowP\operatorname{Pop(); (* 64-bit pop *)
                    (* All non-reserved bits except IF, IOPL, RF, VIP, and
                    VIF can be modified; IF, IOPL, RF, VM, and all reserved
                    bits are unaffected; VIP and VIF are cleared. *)
            ELSE
                RFLAGS \leftarrowPop(); (* 64-bit pop *)
                    (* All non-reserved bits except IOPL, RF, VIP, and VIF can be
                    modified; IOPL, RF, VM, and all reserved bits are
                    unaffected; VIP and VIF are cleared. *)
            Fl;
                ELSE (* OperandSize = 16 *)
            EFLAGS[15:0] \leftarrow Pop(); (* 16-bit pop *)
            (* All non-reserved bits except IOPL can be modified; IOPL and all
            reserved bits are unaffected. *)
            Fl;
        FI;
    ELSE (* In Virtual-8086 Mode *)
    IF IOPL = 3
            THEN IF OperandSize = 32
            THEN
                EFLAGS }\leftarrow
                (* All non-reserved bits except VM, RF, IOPL, VIP, and VIF can be
                modified; VM, RF, IOPL, VIP, VIF, and all reserved bits are unaffected. *)
            ELSE
                EFLAGS[15:0] \leftarrowPop(); FI;
                    (* All non-reserved bits except IOPL can be modified;
                    IOPL and all reserved bits are unaffected. *)
    ELSE (* IOPL < 3 *)
        #GP(0); (* Trap to virtual-8086 monitor. *)
    FI;
    FI;
FI;
```


## Flags Affected

```
All flags may be affected; see the Operation section for details.
```


## Protected Mode Exceptions

```
\#SS(0)
If the top of stack is not within the stack segment.
\#PF(fault-code) If a page fault occurs.
```

```
\# \(\mathrm{AC}(0) \quad\) If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.
\#UD If the LOCK prefix is used.
```


## Real-Address Mode Exceptions

\#SS If the top of stack is not within the stack segment.
\#UD If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

| \#GP(0) | If the I/O privilege level is less than 3. |
| :--- | :--- |
|  | If an attempt is made to execute the POPF/POPFD instruction <br> with an operand-size override prefix. |
| \#SS(0) | If the top of stack is not within the stack segment. <br> \#PF(fault-code) <br> \#AC(0) |
| If a page fault occurs. <br> If an unaligned memory reference is made while alignment <br> checking is enabled. |  |
| \#UD | If the LOCK prefix is used. |

## Compatibility Mode Exceptions

Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

| \#GP(0) | If the memory address is in a non-canonical form. |
| :--- | :--- |
| \#SS(0) | If the stack address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |

POR-Bitwise Logical OR

| Opcode Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $\in B / r^{1}$ <br> POR mm, mm/m64 | A | V/V | MMX | Bitwise OR of mm/m64 and mm. |
| 66 OF EB /r POR xmm1, xmm2/m128 | A | V/V | SSE2 | Bitwise OR of $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.66.0F.WIG EB /r VPOR xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Bitwise OR of $\mathrm{xmm2} / \mathrm{m} 128$ and xmm 3 . |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\oplus} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume $2 A$ and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical OR operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is set to 1 if either or both of the corresponding bits of the first and second operands are 1 ; otherwise, it is set to 0 .

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

Operation
POR (128-bit Legacy SSE version)
DEST $\leftarrow$ DEST OR SRCDEST[VLMAX-1:128] (Unmodified)
VPOR (VEX. 128 encoded version)
DEST $\leftarrow$ SRC1 OR SRC2
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
POR __m64 _mm_or_si64(_ m64 m1, ..... m64 m2)
POR
m128i _mm_or_si128(
_m128i m1,
m128i m2)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PREFETCHh-Prefetch Data Into Caches

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF $18 / 1$ | PREFETCHTO m8 | A | Valid | Valid | Move data from $m 8$ closer to the processor using TO hint. |
| OF $18 / 2$ | PREFETCHT1 m8 | A | Valid | Valid | Move data from m8 closer to the processor using T1 hint. |
| OF 18 /3 | PREFETCHT2 m8 | A | Valid | Valid | Move data from $m 8$ closer to the processor using T2 hint. |
| OF 18 /0 | PREFETCHNTA m8 | A | Valid | Valid | Move data from $m 8$ closer to the processor using NTA hint. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM: $/ \mathrm{m}(\mathrm{r})$ | NA | NA | NA |

## Description

Fetches the line of data from memory that contains the byte specified with the source operand to a location in the cache hierarchy specified by a locality hint:

- T0 (temporal data) - prefetch data into all levels of the cache hierarchy.
- Pentium III processor-1st- or 2nd-level cache.
- Pentium 4 and Intel Xeon processors-2nd-level cache.
- T1 (temporal data with respect to first level cache)—prefetch data into level 2 cache and higher.
- Pentium III processor-2nd-level cache.
- Pentium 4 and Intel Xeon processors-2nd-level cache.
- T2 (temporal data with respect to second level cache)—prefetch data into level 2 cache and higher.
- Pentium III processor-2nd-level cache.
- Pentium 4 and Intel Xeon processors-2nd-level cache.
- NTA (non-temporal data with respect to all cache levels)-prefetch data into nontemporal cache structure and into a location close to the processor, minimizing cache pollution.
- Pentium III processor-1st-level cache
- Pentium 4 and Intel Xeon processors-2nd-level cache

The source operand is a byte memory location. (The locality hints are encoded into the machine level instruction using bits 3 through 5 of the ModR/M byte. Use of any ModR/M value other than the specified ones will lead to unpredictable behavior.)

If the line selected is already present in the cache hierarchy at a level closer to the processor, no data movement occurs. Prefetches from uncacheable or WC memory are ignored.
The PREFETCH $h$ instruction is merely a hint and does not affect program behavior. If executed, this instruction moves data closer to the processor in anticipation of future use.

The implementation of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, however, be a minimum of 32 bytes.

It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type that permits speculative reads (that is, the WB, WC, and WT memory types). A PREFETCH $h$ instruction is considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, a PREFETCH $h$ instruction is not ordered with respect to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCH $h$ instruction is also unordered with respect to CLFLUSH instructions, other PREFETCH $h$ instructions, or any other general instruction. It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

FETCH (m8);

## Intel C/C++ Compiler Intrinsic Equivalent

void _mm_prefetch(char *p, int i)
The argument "*p" gives the address of the byte (and corresponding cache line) to be prefetched. The value "i" gives a constant (_MM_HINT_T0, _MM_HINT_T1, _MM_HINT_T2, or _MM_HINT_NTA) that specifies the type of prefetch operation to be performed.

## Numeric Exceptions

None.

INSTRUCTION SET REFERENCE, N-Z

## Exceptions (All Operating Modes)

\#UD
If the LOCK prefix is used.

## PSADBW-Compute Sum of Absolute Differences

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit <br> Mode <br> Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF F6 $/ \Gamma^{1}$ PSADBW mm1, mm2/m64 | A | V/V | SSE | Computes the absolute differences of the packed unsigned byte integers from mm2 /m64 and mm1; differences are then summed to produce an unsigned word integer result. |
| 66 OF F6 /r <br> PSADBW xmm1, xmm2/m128 | A | V/V | SSE2 | Computes the absolute differences of the packed unsigned byte integers from $x m m 2$ /m128 and xmm1; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results. |
| VEX.NDS.128.66.0F.WIG F6 /r VPSADBW xmm1, xmm2, xmm3/m128 | B | V/V | AVX | Computes the absolute differences of the packed unsigned byte integers from xmm3/m128 and xmm2; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Computes the absolute value of the difference of 8 unsigned byte integers from the source operand (second operand) and from the destination operand (first operand). These 8 differences are then summed to produce an unsigned word integer result that is stored in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Figure 4-6 shows the operation of the PSADBW instruction when using 64-bit operands.

When operating on 64-bit operands, the word integer result is stored in the low word of the destination operand, and the remaining bytes in the destination operand are cleared to all Os.

When operating on 128-bit operands, two packed results are computed. Here, the 8 low-order bytes of the source and destination operands are operated on to produce a word result that is stored in the low word of the destination operand, and the 8 highorder bytes are operated on to produce a word result that is stored in bits 64 through 79 of the destination operand. The remaining bytes of the destination operand are cleared.

In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.


Figure 4-6. PSADBW Instruction Operation Using 64-bit Operands

## Operation

PSADBW (when using 64-bit operands)
TEMPO $\leftarrow$ ABS(DEST[7:0] - SRC[7:0]);
(* Repeat operation for bytes 2 through 6 *)
TEMP7 $\leftarrow$ ABS(DEST[63:56] - SRC[63:56]);

```
    DEST[15:0] \leftarrow SUM(TEMPO:TEMP7);
    DEST[63:16] \leftarrow000000000000H;
PSADBW (when using 128-bit operands)
    TEMPO \leftarrow ABS(DEST[7:0] - SRC[7:0]);
    (* Repeat operation for bytes 2 through 14 *)
    TEMP15 \leftarrow ABS(DEST[127:120] - SRC[127:120]);
    DEST[15:0] \leftarrow SUM(TEMPO:TEMP7);
    DEST[63:16] \leftarrow000000000000H;
    DEST[79:64] \leftarrow SUM(TEMP8:TEMP15);
    DEST[127:80] \leftarrow000000000000H;
    DEST[VLMAX-1:128] (Unmodified)
VPSADBW (VEX. }128\mathrm{ encoded version)
TEMPO \leftarrow ABS(SRC1[7:0] - SRC2[7:0])
(* Repeat operation for bytes 2 through 14 *)
TEMP15 < ABS(SRC1[127:120] - SRC2[127:120])
DEST[15:0] <SUM(TEMP0:TEMP7)
DEST[63:16] < 0000000000000H
DEST[79:64] < SUM(TEMP8:TEMP15)
DEST[127:80] \leftarrow00000000000
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PSADBW __m64 _mm_sad_pu8(__m64 a,__m64 b)
PSADBW __m128i _mm_sad_epu8(__m128i a,__m128i b)
Flags Affected
None.
```


## SIMD Floating-Point Exceptions

```
None.
```


## Other Exceptions

```
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
```


## PSHUFB - Packed Shuffle Bytes

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3800 / \Gamma^{1}$ | A | V/V | SSSE3 | Shuffle bytes in mm1 |
| PSHUFB mm1, mm2/m64 |  |  |  | according to contents of mm2/m64. |
| 66 OF 3800 / | A | V/V | SSSE3 | Shuffle bytes in xmm1 |
| PSHUFB xmm1, xmm2/m128 |  |  |  | according to contents of xmm2/m128. |
| VEX.NDS.128.66.0F38.WIG 00 / | B | V/V | AVX | Shuffle bytes in xmm2 |
| VPSHUFB xmm1, xmm2, |  |  |  | according to contents of xmm3/m128. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PSHUFB performs in-place shuffles of bytes in the destination operand (the first operand) according to the shuffle control mask in the source operand (the second operand). The instruction permutes the data in the destination operand, leaving the shuffle mask unaffected. If the most significant bit (bit[7]) of each byte of the shuffle control mask is set, then constant zero is written in the result byte. Each byte in the shuffle control mask forms an index to permute the corresponding byte in the destination operand. The value of each index is the least significant 4 bits (128-bit operation) or 3 bits (64-bit operation) of the shuffle control byte. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: The destination operand is the first operand, the first source operand is the second operand, the second source operand is the third operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PSHUFB (with 64 bit operands)

```
    for i = 0 to 7 {
        if (SRC[(i * 8)+7] = 1 ) then
            DEST[(i*8)+7...(i*8)+0] \leftarrow0;
        else
            index[2..0] \leftarrow SRC[(i*8)+2 .. (i*8)+0];
            DEST[(i*8)+7...(i*8)+0] \leftarrow DEST[(index*8+7)..(index*8+0)];
        endif;
    }
```

PSHUFB (with 128 bit operands)
for $i=0$ to 15 \{
if $(S R C[(i * 8)+7]=1)$ then
DEST[(i*8)+7..(i*8)+0] $\leftarrow 0 ;$
else
index[3..0] $\leftarrow$ SRC[(i*8)+3 .. (i*8)+0];
DEST[(i*8)+7..(i*8)+0] $\leftarrow$ DEST[(index*8+7)..(index*8+0)];
endif
\}
DEST[VLMAX-1:128] $\leftarrow 0$
VPSHUFB (VEX. 128 encoded version)
for $\mathrm{i}=0$ to 15 \{
if $(\operatorname{SRC2}[(i * 8)+7]=1)$ then
DEST[(i*8)+7..(i*8)+0] $\leftarrow 0$;
else
index[3..0] $\leftarrow \operatorname{SRC}[(i * 8)+3 . .(i \star 8)+0]$;
DEST[(i*8)+7..(i*8)+0] $\leqslant$ SRC1[(index*8+7)..(index*8+0)];
endif
\}
DEST[VLMAX-1:128] $\leftarrow 0$


Figure 4-7. PSHUB with 64-Bit Operands

Intel C/C++ Compiler Intrinsic Equivalent
PSHUFB __m64 _mm_shuffle_pi8 (__m64 a, __m64 b)
PSHUFB __m128i_mm_shuffle_epi8 (__m128i a, __m128i b)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1.

## PSHUFD—Shuffle Packed Doublewords

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $70 /$ / ib PSHUFD xmm1, xmm2/m128, imm8 | A | V/V | SSE2 | Shuffle the doublewords in $x m m 2 / m 128$ based on the encoding in imm8 and store the result in $x \mathrm{~mm} 1$. |
| VEX.128.66.0F.WIG $70 / ヶ$ ib VPSHUFD xmm1, xmm2/m128, imm8 | A | V/V | AVX | Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and store the result in xmm 1 . |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |

## Description

Copies doublewords from source operand (second operand) and inserts them in the destination operand (first operand) at the locations selected with the order operand (third operand). Figure 4-8 shows the operation of the PSHUFD instruction and the encoding of the order operand. Each 2-bit field in the order operand selects the contents of one doubleword location in the destination operand. For example, bits 0 and 1 of the order operand select the contents of doubleword 0 of the destination operand. The encoding of bits 0 and 1 of the order operand (see the field encoding in Figure $4-8$ ) determines which doubleword from the source operand will be copied to doubleword 0 of the destination operand.


Figure 4-8. PSHUFD Instruction Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a doubleword in the source operand to be copied to more than one doubleword location in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:1288) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PSHUFD (128-bit Legacy SSE version)

DEST[31:0] < (SRC >> (ORDER[1:0] * 32))[31:0];
DEST[63:32] < (SRC >> (ORDER[3:2] * 32))[31:0];
DEST[95:64] < (SRC >> (ORDER[5:4] * 32))[31:0];
DEST[127:96] < (SRC >> (ORDER[7:6] * 32))[31:0];
DEST[VLMAX-1:128] (Unmodified)

## VPSHUFD (VEX. 128 encoded version)

DEST[31:0] < (SRC >> (ORDER[1:0] * 32))[31:0];
DEST[63:32] < (SRC >> (ORDER[3:2] * 32))[31:0];
DEST[95:64] < (SRC >> (ORDER[5:4] * 32))[31:0];
DEST[127:96] < (SRC >> (ORDER[7:6] * 32))[31:0];
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PSHUFD __m128i_mm_shuffle_epi32(_m128ia, int n)

## Flags Affected

None.

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv $!=1111 \mathrm{~B}$.

## PSHUFHW-Shuffle Packed High Words

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF $70 /$ rib PSHUFHW xmm1, xmm2/ m128, imm8 | A | V/V | SSE2 | Shuffle the high words in $x m m 2 / m 128$ based on the encoding in imm8 and store the result in $x \mathrm{~mm} 1$. |
| VEX.128.F3.0F.WIG $70 / г$ ib VPSHUFHW xmm1, xmm2/m128, imm8 | A | V/V | AVX | Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm 1 . |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |

## Description

Copies words from the high quadword of the source operand (second operand) and inserts them in the high quadword of the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-8. For the PSHUFHW instruction, each 2-bit field in the order operand selects the contents of one word location in the high quadword of the destination operand. The binary encodings of the order operand fields select words ( $0,1,2$ or 3,4 ) from the high quadword of the source operand to be copied to the destination operand. The low quadword of the source operand is copied to the low quadword of the destination operand.
The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8 -bit immediate. Note that this instruction permits a word in the high quadword of the source operand to be copied to more than one word location in the high quadword of the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

```
PSHUFHW (128-bit Legacy SSE version)
DEST[63:0] < SRC[63:0]
DEST[79:64] < (SRC >> (imm[1:0] *16))[79:64]
DEST[95:80] < (SRC >> (imm[3:2] * 16))[79:64]
DEST[111:96] < (SRC >> (imm[5:4] * 16))[79:64]
DEST[127:112] < (SRC >> (imm[7:6] * 16))[79:64]
DEST[VLMAX-1:128] (Unmodified)
```

VPSHUFHW (VEX. 128 encoded version)
DEST[63:0] $\leqslant$ SRC1[63:0]
DEST[79:64] < (SRC1 >> (imm[1:0] *16))[79:64]
DEST[95:80] < (SRC1 >> (imm[3:2] * 16))[79:64]
DEST[111:96] < (SRC1 >> (imm[5:4] * 16))[79:64]
DEST[127:112] < (SRC1 >> (imm[7:6] * 16))[79:64]
DEST[VLMAX-1:128] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalent

PSHUFHW __m128i _mm_shufflehi_epi16(__m128ia, int n)

## Flags Affected

None.
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv != 1111B.

## PSHUFLW-Shuffle Packed Low Words

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF $70 /$ / ib PSHUFLW xmm1, xmm2/m128, imm8 | A | V/V | SSE2 | Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in $x m m 1$. |
| VEX.128.F2.0F.WIG $70 / г$ ib VPSHUFLW xmm1, xmm2/m128, imm8 | A | V/V | AVX | Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm 1 . |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |

## Description

Copies words from the low quadword of the source operand (second operand) and inserts them in the low quadword of the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-8. For the PSHUFLW instruction, each 2-bit field in the order operand selects the contents of one word location in the low quadword of the destination operand. The binary encodings of the order operand fields select words ( $0,1,2$, or 3 ) from the low quadword of the source operand to be copied to the destination operand. The high quadword of the source operand is copied to the high quadword of the destination operand.

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the low quadword of the source operand to be copied to more than one word location in the low quadword of the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise instructions will \#UD.

## Operation

```
PSHUFLW (128-bit Legacy SSE version)
DEST[15:0] < (SRC >> (imm[1:0] *16))[15:0]
DEST[31:16] < (SRC >> (imm[3:2] * 16))[15:0]
DEST[47:32] < (SRC >> (imm[5:4] * 16))[15:0]
DEST[63:48] < (SRC >> (imm[7:6] * 16))[15:0]
DEST[127:64] < SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)
```


## VPSHUFLW (VEX. 128 encoded version)

DEST[15:0] $\leftarrow(S R C 1 \gg($ imm[1:0] *16) $)[15: 0]$
DEST[31:16] < (SRC1 >> (imm[3:2] * 16))[15:0]
DEST[47:32] < (SRC1 >> (imm[5:4] * 16))[15:0]
DEST[63:48] < (SRC1 >> (imm[7:6] * 16))[15:0]
DEST[127:64] < SRC[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalent

PSHUFLW __m128i_mm_shufflelo_epi16(__m128ia, int n)
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv $!=1111 \mathrm{~B}$.

PSHUFW-Shuffle Packed Words

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0F $70 / \mathrm{rib}_{\mathrm{ib}}$ | PSHUFW mm1, <br> mm2/m64, imm8 | A | Valid | Valid | Shuffle the words in <br> mm2/m64 based on the <br> encoding in imm8 and store <br> the result in mm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |

## Description

Copies words from the source operand (second operand) and inserts them in the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-8. For the PSHUFW instruction, each 2-bit field in the order operand selects the contents of one word location in the destination operand. The encodings of the order operand fields select words from the source operand to be copied to the destination operand.
The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the source operand to be copied to more than one word location in the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation



DEST[47:32] $\leftarrow(S R C ~ \gg(O R D E R[5: 4] ~ * ~ 16))[15: 0] ; ~ ;$
DEST[63:48] $\leftarrow(S R C ~ \gg(O R D E R[7: 6] ~ * ~ 16))[15: 0] ; ~ ;$
Intel C/C++ Compiler Intrinsic Equivalent
PSHUFW __m64_mm_shuffle_pi16(_m64 a, int n)
Flags Affected
None.

## Numeric Exceptions

None.

## Other Exceptions

See Table 19-7, "Exception Conditions for SIMD/MMX Instructions with Memory Reference," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## PSIGNB/PSIGNW/PSIGND - Packed SIGN

| Opcode Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OF } 3808 / \Gamma^{1} \\ & \text { PSIGNB mm1, mm2/m64 } \end{aligned}$ | A | V/V | SSSE3 | Negate/zero/preserve packed byte integers in mm 1 depending on the corresponding sign in mm2/m64 |
| 66 0F 3808 /r PSIGNB xmm1, xmm2/m128 | A | V/V | SSSE3 | Negate/zero/preserve packed byte integers in xmm1 depending on the corresponding sign in xmm2/m128. |
| OF $3809 / r^{1}$ <br> PSIGNW mm1, mm2/m64 | A | V/V | SSSE3 | Negate/zero/preserve packed word integers in mm 1 depending on the corresponding sign in mm2/m128. |
| 66 0F 3809 / <br> PSIGNW xmm1, xmm2/m128 | A | V/V | SSSE3 | Negate/zero/preserve packed word integers in xmm1 depending on the corresponding sign in xmm2/m128. |
| $\begin{aligned} & \text { OF } 380 \mathrm{OA} / \mathrm{r}^{1} \\ & \text { PSIGND mm1, mm2/m64 } \end{aligned}$ | A | V/V | SSSE3 | Negate/zero/preserve packed doubleword integers in mm1 depending on the corresponding sign in mm2/m128. |
| 66 OF $380 \mathrm{O} / \mathrm{r}$ PSIGND xmm1, xmm2/m128 | A | V/V | SSSE3 | Negate/zero/preserve packed doubleword integers in $x m m 1$ depending on the corresponding sign in xmm2/m128. |
| VEX.NDS.128.66.0F38.WIG 08 / <br> VPSIGNB xmm1, xmm2, <br> xmm3/m128 | B | V/V | AVX | Negate/zero/preserve packed byte integers in xmm2 depending on the corresponding sign in xmm3/m128. |


| Opcode $\quad$ Instruction | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| VEX.NDS.128.66.0F38.WIG 09/r | B | V/V | AVX | Negate/zero/preserve <br> packed word integers in <br> xmm2 depending on the |
| VPSIGNW xmm1, xmm2, |  |  |  | corresponding sign in <br> xmm3/m128 |
| Xmm3/m128. |  |  |  |  |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume $2 A$ and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PSIGNB/PSIGNW/PSIGND negates each data element of the destination operand (the first operand) if the signed integer value of the corresponding data element in the source operand (the second operand) is less than zero. If the signed integer value of a data element in the source operand is positive, the corresponding data element in the destination operand is unchanged. If a data element in the source operand is zero, the corresponding data element in the destination operand is set to zero.

PSIGNB operates on signed bytes. PSIGNW operates on 16-bit signed words. PSIGND operates on signed 32-bit integers. Both operands can be MMX register or XMM registers. When the source operand is a 128bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

## Operation

## PSIGNB (with 64 bit operands)

IF (SRC[7:0] < 0 )
DEST[7:0] $\leftarrow \operatorname{Neg(DEST[7:0])~}$
ELSEIF (SRC[7:0] = 0 )
DEST[7:0] $\leftarrow 0$
ELSEIF (SRC[7:0] > 0 )
DEST[7:0] $\leftarrow$ DEST[7:0]
Repeat operation for 2nd through 7th bytes
IF (SRC[63:56] < 0 )
DEST[63:56] $\leftarrow \operatorname{Neg(DEST[63:56])~}$
ELSEIF (SRC[63:56] = 0 )
DEST[63:56] $\leftarrow 0$
ELSEIF (SRC[63:56] > 0 )
DEST[63:56] $\leftarrow$ DEST[63:56]
PSIGNB (with 128 bit operands)
IF (SRC[7:0] < 0 )
DEST[7:0] $\leftarrow \operatorname{Neg(DEST[7:0])~}$
ELSEIF (SRC[7:0] = 0 )
DEST[7:0] $\leftarrow 0$
ELSEIF (SRC[7:0] > 0 )
DEST[7:0] $\leftarrow \operatorname{DEST[7:0]~}$
Repeat operation for 2nd through 15th bytes
IF (SRC[127:120] < 0 )
DEST[127:120] $\leftarrow \operatorname{Neg}(D E S T[127: 120])$
ELSEIF (SRC[127:120] = 0 )
DEST[127:120] $\leftarrow 0$
ELSEIF (SRC[127:120] > 0 )
DEST[127:120] $\leftarrow$ DEST[127:120]

## PSIGNW (with 64 bit operands)

IF (SRC[15:0] < 0 )
DEST[15:0] $\leftarrow \operatorname{Neg}(D E S T[15: 0])$
ELSEIF (SRC[15:0] = 0 )
DEST[15:0] $\leftarrow 0$
ELSEIF (SRC[15:0] > 0 )

```
    DEST[15:0] \leftarrow DEST[15:0]
Repeat operation for 2nd through 3rd words
    IF (SRC[63:48] < 0 )
        DEST[63:48]\leftarrowNeg(DEST[63:48])
    ELSEIF (SRC[63:48] = 0 )
        DEST[63:48]}\leftarrow
    ELSEIF (SRC[63:48] > 0 )
        DEST[63:48]}\leftarrow\mathrm{ DEST[63:48]
PSIGNW (with 128 bit operands)
    IF (SRC[15:0] < 0 )
        DEST[15:0]}\leftarrowNeg(DEST[15:0])
    ELSEIF (SRC[15:0] = 0)
        DEST[15:0] \leftarrow0
    ELSEIF (SRC[15:0] > 0 )
        DEST[15:0]}\leftarrowDEST[15:0]
    Repeat operation for 2nd through 7th words
    IF (SRC[127:112] < 0 )
        DEST[127:112] \leftarrowNeg(DEST[127:112])
    ELSEIF (SRC[127:112] = 0)
        DEST[127:112]}\leftarrow
    ELSEIF (SRC[127:112] > 0)
        DEST[127:112]\leftarrow DEST[127:112]
```


## PSIGND (with 64 bit operands)

```
IF (SRC[31:0] < 0 )
        DEST[31:0]\leftarrowNeg(DEST[31:0])
ELSEIF (SRC[31:0] = 0) DEST[31:0] \(\leftarrow 0\)
ELSEIF (SRC[31:0] > 0 ) DEST[31:0] \(\leftarrow\) DEST[31:0]
IF (SRC[63:32] < 0 )
DEST[63:32] \(\leftarrow \operatorname{Neg}(D E S T[63: 32])\)
ELSEIF (SRC[63:32] = 0 )
DEST[63:32] \(\leftarrow 0\)
ELSEIF (SRC[63:32] > 0 )
DEST[63:32] \(\leftarrow\) DEST[63:32]
```


## PSIGND (with 128 bit operands)

```
IF (SRC[31:0] < 0 )
DEST[31:0] \(\leftarrow \operatorname{Neg}(D E S T[31: 0])\)
ELSEIF (SRC[31:0] = 0)
```

```
    DEST[31:0] \(\leftarrow 0\)
ELSEIF (SRC[31:0] > 0)
    DEST[31:0] \(\leftarrow\) DEST[31:0]
```

Repeat operation for 2nd through 3rd double words
IF (SRC[127:96] < 0 )
DEST[127:96] $\leftarrow \operatorname{Neg}(D E S T[127: 96])$
ELSEIF (SRC[127:96] = 0 )
DEST[127:96] $\leftarrow 0$
ELSEIF (SRC[127:96] > 0 )
DEST[127:96] $\leftarrow$ DEST[127:96]
VPSIGNB (VEX. 128 encoded version)
DEST[127:0] <BYTE_SIGN(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

VPSIGNW (VEX. 128 encoded version)
DEST[127:0] <WORD_SIGN(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
VPSIGND (VEX. 128 encoded version)
DEST[127:0] <DWORD_SIGN(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PSIGNB __m64 _mm_sign_pi8 (__m64 a, __m64 b)
PSIGNB __m128i _mm_sign_epi8 (__m128i a, __m128i b)
PSIGNW __m64_mm_sign_pi16 (__m64 a, __m64 b)
PSIGNW __m128i _mm_sign_epi16 (__m128i a, __m128i b)
PSIGND __m64 _mm_sign_pi32 (__m64 a, __m64 b)
PSIGND __m128i _mm_sign_epi32 (__m128i a, __m128i b)

SIMD Floating-Point Exceptions
None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PSLLDQ—Shift Double Quadword Left Logical

| Opcode/ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Instruction | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| 660 73 77 ib | A | V/V | SSE2 | Shift $x m m 1$ left by imm8 <br> bytes while shifting in Os. |
| PSLLDQ xmm1, imm8 | BEX.NDD.128.66.0F.WIG 73 /7 ib | B | V/V | AVX | | Shift xmm2 left by imm8 |
| :--- |
| bytes while shifting in Os |
| and store result in xmm1. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m (r,w) | imm8 | NA | NA |
| B | VEX.vvvv (w) | ModRM:r/m (r) | NA | NA |

## Description

Shifts the destination operand (first operand) to the left by the number of bytes specified in the count operand (second operand). The empty low-order bytes are cleared (set to all 0 s ). If the value specified by the count operand is greater than 15 , the destination operand is set to all 0 s. The destination operand is an XMM register. The count operand is an 8-bit immediate.
128-bit Legacy SSE version: The source and destination operands are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0 , otherwise instructions will \#UD.

## Operation

## PSLLDQ(128-bit Legacy SSE version)

TEMP $\leftarrow$ COUNT
IF (TEMP > 15) THEN TEMP $\leftarrow 16$; FI
DEST < DEST << (TEMP * 8)
DEST[VLMAX-1:128] (Unmodified)

## VPSLLDQ (VEX. 128 encoded version)

TEMP $\leftarrow$ COUNT
IF (TEMP > 15) THEN TEMP $\leqslant 16$; FI
DEST < SRC << (TEMP * 8)
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
PSLLDQ __m128i _mm_slli_si128 ( __m128i a, int imm)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 7; additionally
\#UD If VEX.L = 1 .

## PSLLW/PSLLD/PSLLQ-Shift Packed Data Left Logical

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF F1 $/ \Gamma^{1}$ | A | V/V | MMX | Shift words in mm left |
| PSLLW mm, mm/m64 |  |  |  | $\mathrm{mm} / \mathrm{m} 64$ while shifting in Os. |
| 66 OF F1 /r | A | V/V | SSE2 | Shift words in xmm1 left by |
| PSLLW xmm1, xmm2/m128 |  |  |  | $x m m 2 / m 128$ while shifting in Os. |
| $\text { OF } 71 \text { /6 ib }$ | B | V/V | MMX | Shift words in mm left by imm8 while shifting in 0s |
| PSLLW xmm1, imm8 |  |  |  | imm8 while shifting in Os. |
| 66 OF $71 / 6 \mathrm{ib}$ | B | V/V | SSE2 | Shift words in xmm1 left by |
| PSLLW xmm1, imm8 |  |  |  | imm8 while shifting in 0s. |
| OF F2 $/ r^{1}$ | A | V/V | MMX | Shift doublewords in mm |
| PSLLD mm, mm/m64 |  |  |  | left by mm/m64 while shifting in Os. |
| 66 OF F2 /r | A | V/V | SSE2 | Shift doublewords in xmm1 |
| PSLLD xmm1, xmm2/m128 |  |  |  | left by $x m m 2 / m 128$ while shifting in Os . |
| OF $72 / 6 \mathrm{ib}^{1}$ | B | V/V | MMX | Shift doublewords in mm |
| PSLLD mm, imm8 |  |  |  | left by imm8 while shifting in Os. |
| 66 OF $72 / 6$ ib | B | V/V | SSE2 | Shift doublewords in xmm1 |
| PSLLD $x$ mm1, imm8 |  |  |  | left by imm 8 while shifting in Os. |
| OF F3 $/ \Gamma^{1}$ | A | V/V | MMX | Shift quadword in mm left |
| PSLLQ mm, mm/m64 |  |  |  | by mm/m64 while shifting in Os. |
| 66 OF F3 /r | A | V/V | SSE2 | Shift quadwords in xmm1 |
| PSLLQ xmm1, xmm2/m128 |  |  |  | left by $x m m 2 / m 128$ while shifting in Os . |
| OF $73 / 6 \mathrm{ib}{ }^{1}$ | B | V/V | MMX | Shift quadword in mm left |
| PSLLQ mm, imm8 |  |  |  | by imm8 while shifting in 0s. |
| 66 OF $73 / 6 \mathrm{ib}$ | B | V/V | SSE2 | Shift quadwords in xmm1 |
| PSLLQ xmm1, imm8 |  |  |  | left by imm8 while shifting in Os. |


| Opcode/ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Instruction | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| VEX.NDS.128.66.0F.WIG F1/r | C | V/V | AVX | Shift words in xmm2 left by <br> amount specified in <br> (mm3/m128 while shifting <br> in Os. |
| VPSLLW xmm1, xmm2, xmm3/m128 |  |  |  |  |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\triangleright} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32
Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (r,w) | imm8 | NA | NA |
| C | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| D | VEX.vvvv $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the left by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted left,
the empty low-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0 s. Figure 4-9 gives an example of shifting words in a 64 -bit operand.
The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128 -bit memory location, or an 8 -bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.


Figure 4-9. PSLLW, PSLLD, and PSLLQ Instruction Operation Using 64-bit Operand

The PSLLW instruction shifts each of the words in the destination operand to the left by the number of bits specified in the count operand; the PSLLD instruction shifts each of the doublewords in the destination operand; and the PSLLQ instruction shifts the quadword (or quadwords) in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. For shifts with an immediate count (VEX.128.66.0F 71-73/6), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will \#UD. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

## Operation

```
PSLLW (with 64-bit operand)
    IF (COUNT > 15)
    THEN
    DEST[64:0]}\leftarrow0000000000000000H
    ELSE
        DEST[15:0] \leftarrow ZeroExtend(DEST[15:0] << COUNT);
    (* Repeat shift operation for 2nd and 3rd words *)
    DEST[63:48] \leftarrow ZeroExtend(DEST[63:48] << COUNT);
```

Fi;
PSLLD (with 64-bit operand)
IF (COUNT > 31)
THEN
DEST[64:0] $\leftarrow 0000000000000000 \mathrm{H} ;$
ELSE
DEST[31:0] $\leftarrow$ ZeroExtend(DEST[31:0] << COUNT);
DEST[63:32] $\leftarrow$ ZeroExtend(DEST[63:32] << COUNT);
Fl ;
PSLLQ (with 64-bit operand)
IF (COUNT > 63)
THEN
DEST[64:0] $\leftarrow 0000000000000000 \mathrm{H} ;$
ELSE
DEST $\leftarrow$ ZeroExtend(DEST << COUNT);
Fl ;
PSLLW (with 128-bit operand)
COUNT $\leftarrow$ COUNT_SOURCE[63:0];
IF (COUNT > 15)
THEN
DEST[128:0] $\leftarrow 0000000000000000000000000000000 \mathrm{H}$;
ELSE
DEST[15:0] $\leftarrow$ ZeroExtend(DEST[15:0] << COUNT);
(* Repeat shift operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ ZeroExtend(DEST[127:112] << COUNT);
Fl ;
PSLLD (with 128-bit operand)
COUNT $\leftarrow$ COUNT_SOURCE[63:0];
IF (COUNT > 31)
THEN
DEST[128:0] $\leftarrow 0000000000000000000000000000000 \mathrm{H}$;
ELSE
DEST[31:0] $\leftarrow$ ZeroExtend(DEST[31:0] << COUNT);
(* Repeat shift operation for 2nd and 3rd doublewords *)
DEST[127:96] $\leftarrow$ ZeroExtend(DEST[127:96] << COUNT);
Fl ;
PSLLQ (with 128-bit operand)
COUNT $\leftarrow$ COUNT_SOURCE[63:0];
IF (COUNT > 63)
THEN

```
    DEST[128:0]}\leftarrow00000000000000000000000000000000H
ELSE
    DEST[63:0] \leftarrow ZeroExtend(DEST[63:0] << COUNT);
    DEST[127:64] \leftarrowZeroExtend(DEST[127:64] << COUNT);
FI;
PSLLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSLLW (xmm, imm8)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(DEST,imm8)
DEST[VLMAX-1:128] (Unmodified)
VPSLLD (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] <0
VPSLLD (xmm, imm8)
DEST[127:0] < LOGICAL_LEFT_SHIFT_DWORDS(SRC1, imm8)
DEST[VLMAX-1:128] <0
PSLLD (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSLLD (xmm, imm8)
DEST[127:0] < LOGICAL_LEFT_SHIFT_DWORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)
VPSLLQ (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_QWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] <0
VPSLLQ (xmm, imm8)
DEST[127:0] & LOGICAL_LEFT_SHIFT_QWORDS(SRC1, imm8)
DEST[VLMAX-1:128] <0
PSLLQ (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_QWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSLLQ (xmm, imm8)
```

DEST[127:0] < LOGICAL_LEFT_SHIFT_QWORDS(DEST, imm8) DEST[VLMAX-1:128] (Unmodified)

VPSLLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(SRC1, SRC2) DEST[VLMAX-1:128] $\leftarrow 0$

## VPSLLW (xmm, imm8)

DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(SRC1, imm8) DEST[VLMAX-1:128] $\leftarrow 0$

PSLLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

PSLLW (xmm, imm8)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)
VPSLLD (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_DWORDS(SRC1, SRC2) DEST[VLMAX-1:128] $\leftarrow 0$

VPSLLD (xmm, imm8)
DEST[127:0] $\leftarrow$ LOGICAL_LEFT_SHIFT_DWORDS(SRC1, imm8)
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalents
PSLLW __m64 _mm_slli_pi16 (__m64 m, int count)
PSLLW __m64_mm_sll_pi16(__m64 m, __m64 count)
PSLLW __m128i _mm_slli_pi16(__m64 m, int count)
PSLLW __m128i_mm_slli_pi16(__m128i m, __m128i count)
PSLLD __m64_mm_slli_pi32(__m64 m, int count)
PSLLD __m64 _mm_sll_pi32(__m64 m, __m64 count)
PSLLD __m128i _mm_slli_epi32(__m128i m, int count)
PSLLD __m128i _mm_sll_epi32(__m128i m, __m128i count)
PSLLQ __m64_mm_slli_si64(__m64 m, int count)
PSLLQ __m64 _mm_sll_si64(__m64 m, __m64 count)
PSLLQ __m128i_mm_slli_epi64(__m128i m, int count)
PSLLQ __m128i _mm_sll_epi64(__m128i m, __m128i count)
Flags Affected
None.
Numeric Exceptions
None.

## Other Exceptions

See Exceptions Type 4 and 7 for non-VEX-encoded instructions.
\#UD
If VEX.L = 1.

## PSRAW/PSRAD-Shift Packed Data Right Arithmetic

| Opcode/ Instruction | Op/ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF E1 $/ \Gamma^{1}$ PSRAW mm, mm/m64 | A | V/V | MMX | Shift words in mm right by $\mathrm{mm} / \mathrm{m} 64$ while shifting in sign bits. |
| 66 OF E1 /r <br> PSRAW xmm1, xmm2/m128 | A | V/V | SSE2 | Shift words in $x m m 1$ right by $x m m 2 / m 128$ while shifting in sign bits. |
| OF $71 / 4 \mathrm{ib}^{1}$ PSRAW mm, imm8 | B | V/V | MMX | Shift words in mm right by imm8 while shifting in sign bits |
| 66 0F 71 /4 ib PSRAW xmm1, imm8 | B | V/V | SSE2 | Shift words in $x m m 1$ right by imm8 while shifting in sign bits |
| OF E2 $/ r^{1}$ <br> PSRAD mm, mm/m64 | A | V/V | MMX | Shift doublewords in mm right by $\mathrm{mm} / \mathrm{m} 64$ while shifting in sign bits. |
| 66 OF E2 /r <br> PSRAD xmm1, xmm2/m128 | A | V/V | SSE2 | Shift doubleword in xmm1 right by $x m m 2 / m 128$ while shifting in sign bits. |
| OF $72 / 4 \mathrm{ib}^{1}$ PSRAD mm, imm8 | B | V/V | MMX | Shift doublewords in mm right by imm8 while shifting in sign bits. |
| 66 OF 72 /4 ib PSRAD xmm1, imm8 | B | V/V | SSE2 | Shift doublewords in xmm1 right by imm8 while shifting in sign bits. |
| VEX.NDS.128.66.0F.WIG E1 /г <br> VPSRAW xmm1, xmm2, <br> xmm3/m128 | C | V/V | AVX | Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits. |
| VEX.NDD.128.66.0F.WIG 71 /4 ib VPSRAW xmm1, xmm2, imm8 | D | V/V | AVX | Shift words in xmm2 right by imm8 while shifting in sign bits. |
| VEX.NDS.128.66.0F.WIG E2 /г <br> VPSRAD xmm1, xmm2, <br> xmm3/m128 | C | V/V | AVX | Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits. |


| Opcode/ | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| VEX.NDD.128.66.0F.WIG 72 /4 ib | D | V/V | AVX | Shift doublewords in xmm2 <br> right by imm8 while shifting <br> in sign bits. |
| VPSRAD xmm1, xmm2, imm8 |  |  |  |  |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (r,w) | imm8 | NA | NA |
| C | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| D | VEX.vvvv $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

Shifts the bits in the individual data elements (words or doublewords) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are filled with the initial value of the sign bit of the data element. If the value specified by the count operand is greater than 15 (for words) or 31 (for doublewords), each destination data element is filled with the initial value of the sign bit of the element. (Figure 4-10 gives an example of shifting words in a 64bit operand.)


Figure 4-10. PSRAW and PSRAD Instruction Operation Using a 64-bit Operand

The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.

The PSRAW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand, and the PSRAD instruction shifts each of the doublewords in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. For shifts with an immediate count (VEX.128.66.0F 71-73/4), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will \#UD. : Bits (255:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

## Operation

```
PSRAW (with 64-bit operand)
    IF (COUNT > 15)
        THEN COUNT \leftarrow 16;
    Fl;
    DEST[15:0] \leftarrow SignExtend(DEST[15:0] >> COUNT);
    (* Repeat shift operation for 2nd and 3rd words *)
    DEST[63:48] \leftarrow SignExtend(DEST[63:48] >> COUNT);
```

PSRAD (with 64-bit operand)
IF (COUNT > 31)
THEN COUNT $\leftarrow 32 ;$
Fl ;
DEST[31:0] $\leftarrow$ SignExtend(DEST[31:0] >> COUNT);
DEST[63:32] $\leftarrow$ SignExtend(DEST[63:32] >> COUNT);

PSRAW (with 128-bit operand)
COUNT $\leftarrow$ COUNT_SOURCE[63:0];
IF (COUNT > 15)
THEN COUNT $\leftarrow 16$;
FI;
DEST[15:0] $\leftarrow$ SignExtend(DEST[15:0] >> COUNT);
(* Repeat shift operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ SignExtend(DEST[127:112] >> COUNT);

```
PSRAD (with 128-bit operand)
    COUNT \leftarrow COUNT_SOURCE[63:0];
    IF (COUNT > 31)
    THEN COUNT \leftarrow 32;
    FI;
    DEST[31:0] \leftarrow SignExtend(DEST[31:0] >> COUNT);
    (* Repeat shift operation for 2nd and 3rd doublewords *)
    DEST[127:96] \leftarrow SignExtend(DEST[127:96] >>COUNT);
```

PSRAW (xmm, xmm, xmm/m128)
DEST[127:0] < ARITHMETIC_RIGHT_SHIFT_WORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

PSRAW (xmm, imm8)
DEST[127:0] $\leftarrow$ ARITHMETIC_RIGHT_SHIFT_WORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)

VPSRAW (xmm, xmm, xmm/m128)
DEST[127:0] $\leftarrow$ ARITHMETIC_RIGHT_SHIFT_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
VPSRAW (xmm, imm8)
DEST[127:0] $\leftarrow$ ARITHMETIC_RIGHT_SHIFT_WORDS(SRC1,imm8) DEST[VLMAX-1:128] $\leftarrow 0$

PSRAD (xmm, xmm, xmm/m128)
DEST[127:0] \& ARITHMETIC_RIGHT_SHIFT_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

PSRAD (xmm, imm8)
DEST[127:0] $\leftarrow$ ARITHMETIC_RIGHT_SHIFT_DWORDS(DEST, imm8) DEST[VLMAX-1:128] (Unmodified)

VPSRAD (xmm, xmm, xmm/m128)
DEST[127:0] < ARITHMETIC_RIGHT_SHIFT_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

## VPSRAD (xmm, imm8)

DEST[127:0] $\leftarrow$ ARITHMETIC_RIGHT_SHIFT_DWORDS(SRC1, imm8)
DEST[VLMAX-1:128] $\leftarrow 0$

| PSRAW | __m64 _mm_srai_pi16 (_m64 m, int count) |
| :---: | :---: |
| PSRAW | __m64 _mm_sra_pi16 (_m64 m, __m64 count) |
| PSRAD | __m64 _mm_srai_pi32 (_m64 m, int count) |
| PSRAD | __m64 _mm_sra_pi32 (_m64 m, __m64 count) |
| PSRAW | __m128i _mm_srai_epi16(_m128i m, int count) |
| PSRAW | __m128i _mm_sra_epi16(__m128i m, __m128i count)) |
| PSRAD | __m128i _mm_srai_epi32 (_m128i m, int count) |
| PSRAD | __m128i _mm_sra_epi32 (_m128i m, _m128i count) |

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4 and 7 for non-VEX-encoded instructions.
\#UD
If VEX.L = 1.

## PSRLDQ—Shift Double Quadword Right Logical

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 73 /3 ib PSRLDQ xmm1, imm8 | A | V/V | SSE2 | Shift xmm1 right by imm8 while shifting in Os. |
| VEX.NDD.128.66.0F.WIG 73 /3 ib VPSRLDQ xmm1, xmm2, imm8 | B | V/V | AVX | Shift xmm2 right by imm8 bytes while shifting in Os. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:r/m ( $5, w)$ | imm8 | NA | NA |
| B | VEX.vvvv (w) | ModRM:r/m (r) | NA | NA |

## Description

Shifts the destination operand (first operand) to the right by the number of bytes specified in the count operand (second operand). The empty high-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s. The destination operand is an XMM register. The count operand is an 8-bit immediate.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The source and destination operands are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vVVv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will \#UD.

## Operation

## PSRLDQ(128-bit Legacy SSE version)

TEMP < COUNT
IF (TEMP > 15) THEN TEMP $\leftarrow 16$; FI
DEST $\leqslant$ DEST >> (TEMP * 8)
DEST[VLMAX-1:128] (Unmodified)
VPSRLDQ (VEX. 128 encoded version)
TEMP $\leftarrow$ COUNT
IF (TEMP > 15) THEN TEMP $\leftarrow 16$; FI
DEST < SRC >> (TEMP * 8)

DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalents
PSRLDQ __m128i _mm_srli_si128 ( __m128ia, int imm)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 7; additionally
\#UD
If VEX.L = 1.

## PSRLW/PSRLD/PSRLQ-Shift Packed Data Right Logical

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit <br> Mode <br> Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF D1 $/ \Gamma^{1}$ PSRLW mm, mm/m64 | A | V/V | MMX | Shift words in mm right by amount specified in $\mathrm{mm} / \mathrm{m} 64$ while shifting in Os. |
| 66 OF D1 /r PSRLW xmm1, xmm2/m128 | A | V/V | SSE2 | Shift words in xmm1 right by amount specified in xmm2/m128 while shifting in Os. |
| $\text { OF } 71 / 2 \text { ib }{ }^{1}$ <br> PSRLW mm, imm8 | B | V/V | MMX | Shift words in mm right by imm8 while shifting in Os. |
| 66 OF $71 / 2$ ib PSRLW xmm1, imm8 | B | V/V | SSE2 | Shift words in xmm1 right by imm8 while shifting in 0s. |
| OF D2 $/ r^{1}$ PSRLD mm, mm/m64 | A | V/V | MMX | Shift doublewords in mm right by amount specified in $\mathrm{mm} / \mathrm{m} 64$ while shifting in Os. |
| 66 OF D2 /r PSRLD xmm1, xmm2/m128 | A | V/V | SSE2 | Shift doublewords in xmm1 right by amount specified in xmm2 /m128 while shifting in Os. |
| OF $72 / 2 \mathrm{ib}^{1}$ PSRLD mm, imm8 | B | V/V | MMX | Shift doublewords in mm right by imm8 while shifting in Os. |
| 66 0F $72 / 2$ ib PSRLD xmm1, imm8 | B | V/V | SSE2 | Shift doublewords in xmm1 right by imm8 while shifting in 0 s . |
| OF D3 $/ r^{1}$ PSRLQ mm, mm/m64 | A | V/V | MMX | Shift mm right by amount specified in mm/m64 while shifting in 0 s . |
| 66 OF D3 /r PSRLQ xmm1, xmm2/m128 | A | V/V | SSE2 | Shift quadwords in xmm1 right by amount specified in $x m m 2 / m 128$ while shifting in Os. |
| OF $73 / 2 \mathrm{ib}^{1}$ PSRLQ mm, imm8 | B | V/V | MMX | Shift mm right by imm8 while shifting in Os. |


| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $73 / 2$ ib PSRLQ xmm1, imm8 | B | V/V | SSE2 | Shift quadwords in xmm1 right by imm8 while shifting in Os. |
| VEX.NDS.128.66.0F.WIG D1/г VPSRLW xmm1, xmm2, xmm3/m128 | C | V/V | AVX | Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in Os. |
| VEX.NDD.128.66.0F.WIG $71 / 2$ ib VPSRLW xmm1, xmm2, imm8 | D | V/V | AVX | Shift words in xmm2 right by imm8 while shifting in Os. |
| VEX.NDS.128.66.0F.WIG D2 /г <br> VPSRLD xmm1, xmm2, xmm3/m128 | C | V/V | AVX | Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in Os. |
| VEX.NDD.128.66.0F.WIG 72 /2 ib VPSRLD xmm1, xmm2, imm8 | D | V/V | AVX | Shift doublewords in xmm2 right by imm8 while shifting in 0 s . |
| VEX.NDS.128.66.0F.WIG D3 /г VPSRLQ xmm1, xmm2, xmm3/m128 | C | V/V | AVX | Shift quadwords in xmm2 right by amount specified in xmm3/m128 while shifting in Os . |
| VEX.NDD.128.66.0F.WIG $73 / 2 \mathrm{ib}$ VPSRLQ xmm1, xmm2, imm8 | D | V/V | AVX | Shift quadwords in xmm2 right by imm8 while shifting in Os. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\bullet} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| B | ModRM:r/m (r,w) | imm8 | NA | NA |
| C | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| D | VEX.vvvv (w) | ModRM:r/m (r) | NA | NA |

## Description

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are cleared (set to 0 ). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0 s . Figure 4-11 gives an example of shifting words in a 64-bit operand.
The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128 -bit memory location, or an 8 -bit immediate. Note that only the first 64 -bits of a 128 -bit count operand are checked to compute the count.


Figure 4-11. PSRLW, PSRLD, and PSRLQ Instruction Operation Using 64-bit Operand

The PSRLW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand; the PSRLD instruction shifts each of the doublewords in the destination operand; and the PSRLQ instruction shifts the quadword (or quadwords) in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. For shifts with an immediate count (VEX.128.66.0F 71-73/2), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will \#UD. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

## Operation

```
PSRLW (with 64-bit operand)
    IF (COUNT > 15)
    THEN
```

```
    DEST[64:0]}\leftarrow0000000000000000\textrm{H
ELSE
    DEST[15:0] \leftarrow ZeroExtend(DEST[15:0] >> COUNT);
    (* Repeat shift operation for 2nd and 3rd words *)
    DEST[63:48] \leftarrowZeroExtend(DEST[63:48] >> COUNT);
Fl;
```

```
PSRLD (with 64-bit operand)
    IF (COUNT > 31)
    THEN
    DEST[64:0]}\leftarrow0000000000000000\textrm{H
ELSE
    DEST[31:0] \leftarrow ZeroExtend(DEST[31:0] >> COUNT);
    DEST[63:32] \leftarrow ZeroExtend(DEST[63:32] >> COUNT);
Fl;
```

PSRLQ (with 64-bit operand)
IF (COUNT > 63)
THEN
DEST[64:0] $\leftarrow 0000000000000000 \mathrm{H}$
ELSE
DEST $\leftarrow$ ZeroExtend(DEST >> COUNT);
Fl;
PSRLW (with 128-bit operand)
COUNT $\leftarrow$ COUNT_SOURCE[63:0];
IF (COUNT > 15)
THEN
DEST[128:0] $\leftarrow 00000000000000000000000000000000 \mathrm{H}$
ELSE
DEST[15:0] $\leftarrow$ ZeroExtend(DEST[15:0] >> COUNT);
(* Repeat shift operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ ZeroExtend(DEST[127:112] >> COUNT);
Fl:

## PSRLD (with 128-bit operand)

COUNT $\leftarrow$ COUNT_SOURCE[63:0];
IF (COUNT > 31)
THEN
DEST[128:0] $\leftarrow 00000000000000000000000000000000 \mathrm{H}$
ELSE
DEST[31:0] $\leftarrow$ ZeroExtend(DEST[31:0] >> COUNT);
(* Repeat shift operation for 2nd and 3rd doublewords *)
DEST[127:96] $\leftarrow$ ZeroExtend(DEST[127:96] >> COUNT);
Fl ;

```
PSRLQ (with 128-bit operand)
    COUNT \leftarrow COUNT_SOURCE[63:0];
    IF (COUNT > 15)
    THEN
        DEST[128:0] \leftarrow000000000000000000000000000000000H
    ELSE
        DEST[63:0] \leftarrow ZeroExtend(DEST[63:0] >> COUNT);
    DEST[127:64] \leftarrow ZeroExtend(DEST[127:64] >> COUNT);
    FI;
PSRLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSRLW (xmm, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(DEST, imm8) DEST[VLMAX-1:128] (Unmodified)
```

```
VPSRLW (xmm, xmm, xmm/m128)
```

VPSRLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(SRC1, SRC2)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] <0
DEST[VLMAX-1:128] <0
VPSRLW (xmm, imm8)
VPSRLW (xmm, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(SRC1, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(SRC1, imm8)
DEST[VLMAX-1:128] <0
DEST[VLMAX-1:128] <0
PSRLD (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSRLD (xmm, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_DWORDS(DEST,imm8)
DEST[VLMAX-1:128] (Unmodified)
VPSRLD (xmm, xmm, xmm/m128)
DEST[127:0] \leftarrow LOGICAL_RIGHT_SHIFT_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] <0
VPSRLD (xmm, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_DWORDS(SRC1,imm8)
DEST[VLMAX-1:128] <0
PSRLQ (xmm, xmm, xmm/m128)

```

DEST[127:0] \& LOGICAL_RIGHT_SHIFT_QWORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

PSRLQ (xmm, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_QWORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)

\section*{VPSRLQ (xmm, xmm, xmm/m128)}

DEST[127:0] < LOGICAL_RIGHT_SHIFT_QWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)
VPSRLQ (xmm, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_QWORDS(SRC1, imm8)
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalents
PSRLW __m64_mm_srli_pi16(__m64 m, int count)
PSRLW __m64 _mm_srl_pi16 (__m64 m, __m64 count)
PSRLW __m128i _mm_srli_epi16 (__m128i m, int count)
PSRLW __m128i_mm_srl_epi16 (__m128i m, __m128i count)
PSRLD __m64 _mm_srli_pi32 (__m64 m, int count)
PSRLD __m64 _mm_srl_pi32 (__m64m, __m64 count)
PSRLD __m128i _mm_srli_epi32 (__m128i m, int count)
PSRLD __m128i _mm_srl_epi32 (__m128i m, __m128i count)
PSRLQ __m64 _mm_srli_si64 (__m64 m, int count)
PSRLQ __m64 _mm_srl_si64 (__m64 m, __m64 count)
PSRLQ __m128i_mm_srli_epi64 (__m128i m, int count)
PSRLQ __m128i_mm_srl_epi64 (__m128i m, __m128i count)
Flags Affected
None.

\section*{Numeric Exceptions}

None.

Other Exceptions
See Exceptions Type 4 and 7 for non-VEX-encoded instructions.
\#UD If VEX.L = 1 .

\section*{PSUBB/PSUBW/PSUBD-Subtract Packed Integers}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Flag & Description \\
\hline OF F8 \(/ r^{1}\) & A & V/V & MMX & Subtract packed byte \\
\hline PSUBB mm, mm/m64 & & & & integers in mm/m64 from packed byte integers in mm. \\
\hline 66 OF F8 /r & A & V/V & SSE2 & Subtract packed byte \\
\hline PSUBB xmm1, xmm2/m128 & & & & integers in \(x \mathrm{~mm} 2 / \mathrm{m} 128\) from packed byte integers in xmm1. \\
\hline OF F9 \(/ r^{1}\) & A & V/V & MMX & Subtract packed word \\
\hline PSUBW mm, mm/m64 & & & & integers in mm/m64 from packed word integers in mm. \\
\hline 66 OF F9 /r & A & V/V & SSE2 & Subtract packed word \\
\hline PSUBW xmm1, xmm2/m128 & & & & integers in xmm2/m128 from packed word integers in \(x \mathrm{~mm} 1\). \\
\hline OF FA \(/ \Gamma^{1}\) & A & V/V & MMX & Subtract packed doubleword \\
\hline PSUBD mm, mm/m64 & & & & integers in mm/m64 from packed doubleword integers in mm. \\
\hline 66 OF FA /r & A & V/V & SSE2 & Subtract packed doubleword \\
\hline PSUBD xmm1, xmm2/m128 & & & & integers in xmm2/mem128 from packed doubleword integers in xmm1. \\
\hline VEX.NDS.128.66.0F.WIG F8 /r VPSUBB xmm1, xmm2, xmm3/m128 & B & V/V & AVX & Subtract packed byte integers in xmm3/m128 from xmm2. \\
\hline VEX.NDS.128.66.0F.WIG F9 / VPSUBW xmm1, xmm2, xmm3/m128 & B & V/V & AVX & Subtract packed word integers in xmm3/m128 from \(x m m 2\). \\
\hline VEX.NDS.128.66.0F.WIG FA /г VPSUBD xmm1, xmm2, xmm3/m128 & B & V/V & AVX & Subtract packed doubleword integers in xmm3/m128 from \(x \mathrm{~mm} 2\). \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circledR} 64\) and \(I A-32\)

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r,w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv \((r)\) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD subtract of the packed integers of the source operand (second operand) from the packed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs.
These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.
The PSUBB instruction subtracts packed byte integers. When an individual result is too large or too small to be represented in a byte, the result is wrapped around and the low 8 bits are written to the destination element.

The PSUBW instruction subtracts packed word integers. When an individual result is too large or too small to be represented in a word, the result is wrapped around and the low 16 bits are written to the destination element.

The PSUBD instruction subtracts packed doubleword integers. When an individual result is too large or too small to be represented in a doubleword, the result is wrapped around and the low 32 bits are written to the destination element.

Note that the PSUBB, PSUBW, and PSUBD instructions can operate on either unsigned or signed (two's complement notation) packed integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of values upon which it operates.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}
```

PSUBB (with 64-bit operands)
DEST[7:0] \leftarrow DEST[7:0] - SRC[7:0];
(* Repeat subtract operation for 2nd through 7th byte *)
DEST[63:56] \leftarrow DEST[63:56] - SRC[63:56];
PSUBB (with 128-bit operands)
DEST[7:0] \leftarrow DEST[7:0] - SRC[7:0];
(* Repeat subtract operation for 2nd through 14th byte *)
DEST[127:120] \leftarrow DEST[111:120] - SRC[127:120];
PSUBW (with 64-bit operands)
DEST[15:0] \leftarrow DEST[15:0] - SRC[15:0];
(* Repeat subtract operation for 2nd and 3rd word *)
DEST[63:48] \leftarrow DEST[63:48] - SRC[63:48];
PSUBW (with 128-bit operands)
DEST[15:0] \leftarrow DEST[15:0] - SRC[15:0];
(* Repeat subtract operation for 2nd through 7th word *)
DEST[127:112] \leftarrow DEST[127:112] - SRC[127:112];

```

\section*{PSUBD (with 64-bit operands)}
```

DEST[31:0] $\leftarrow$ DEST[31:0] - SRC[31:0];
DEST[63:32] $\leftarrow$ DEST[63:32] - SRC[63:32];

```

\section*{PSUBD (with 128-bit operands)}
```

DEST[31:0] $\leftarrow$ DEST[31:0] - SRC[31:0];
(* Repeat subtract operation for 2nd and 3rd doubleword *)
DEST[127:96] $\leftarrow$ DEST[127:96] - SRC[127:96];

```

VPSUBB (VEX. 128 encoded version)
DEST[7:0] \(\leqslant\) SRC1[7:0]-SRC2[7:0]
DEST[15:8] \(\leftarrow\) SRC1[15:8]-SRC2[15:8]
DEST[23:16] \(\leftarrow\) SRC1[23:16]-SRC2[23:16]
DEST[31:24] < SRC1[31:24]-SRC2[31:24]
DEST[39:32] \(\leqslant\) SRC1[39:32]-SRC2[39:32]
DEST[47:40] \(\leftarrow\) SRC1[47:40]-SRC2[47:40]
DEST[55:48] \(\leftarrow\) SRC1[55:48]-SRC2[55:48]
DEST[63:56] \(\leftarrow\) SRC1[63:56]-SRC2[63:56]
DEST[71:64] < SRC1[71:64]-SRC2[71:64]
DEST[79:72] \(\leftarrow ~ S R C 1[79: 72]-S R C 2[79: 72]\)
DEST[87:80] \(\leftarrow\) SRC1[87:80]-SRC2[87:80]
DEST[95:88] \(\leftarrow\) SRC1[95:88]-SRC2[95:88]
DEST[103:96] \(\leftarrow ~ S R C 1[103: 96]-S R C 2[103: 96] ~\)
```

DEST[111:104] < SRC1[111:104]-SRC2[111:104]
DEST[119:112] \& SRC1[119:112]-SRC2[119:112]
DEST[127:120] < SRC1[127:120]-SRC2[127:120]
DEST[VLMAX-1:128] <00

```

\section*{VPSUBW (VEX. 128 encoded version)}

DEST[15:0] \(\leftarrow\) SRC1[15:0]-SRC2[15:0]
DEST[31:16] \& SRC1[31:16]-SRC2[31:16]
DEST[47:32] \(\leftarrow\) SRC1[47:32]-SRC2[47:32]
DEST[63:48] \& SRC1[63:48]-SRC2[63:48]
DEST[79:64] \& SRC1[79:64]-SRC2[79:64]
DEST[95:80] \(\leftarrow\) SRC1[95:80]-SRC2[95:80]
DEST[111:96] < SRC1[111:96]-SRC2[111:96]
DEST[127:112] \(\leftarrow\) SRC1[127:112]-SRC2[127:112]
DEST[VLMAX-1:128] \(\leftarrow 0\)
VPSUBD (VEX. 128 encoded version)
DEST[31:0] \(\leftarrow\) SRC1[31:0]-SRC2[31:0]
DEST[63:32] < SRC1[63:32]-SRC2[63:32]
DEST[95:64] \(\leqslant\) SRC1[95:64]-SRC2[95:64]
DEST[127:96] < SRC1[127:96]-SRC2[127:96]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalents
PSUBB __m64 _mm_sub_pi8(__m64 m1, __m64 m2)
PSUBW __m64 _mm_sub_pi16(__m64 m1, __m64 m2)
PSUBD __m64 _mm_sub_pi32(__m64 m1, __m64 m2)
PSUBB __m128i _mm_sub_epi8 ( __m128i a, __m128i b)
PSUBW __m128i _mm_sub_epi16 ( __m128i a, __m128i b)
PSUBD __m128i _mm_sub_epi32 ( __m128i a, __m128i b)
Flags Affected
None.
Numeric Exceptions
None.

\section*{Other Exceptions}

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

\section*{PSUBQ—Subtract Packed Quadword Integers}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature
Flag Flag & Description \\
\hline \begin{tabular}{l}
OF FB \(/ \Gamma^{1}\) \\
PSUBQ mm1, mm2/m64
\end{tabular} & A & V/V & SSE2 & Subtract quadword integer in mm1 from mm2 /m64. \\
\hline 66 OF FB /r PSUBQ xmm1, xmm2/m128 & A & V/V & SSE2 & Subtract packed quadword integers in xmm1 from xmm2 /m128. \\
\hline VEX.NDS.128.66.0F.WIG FB/r VPSUBQ xmm1, xmm2, xmm3/m128 & B & V/V & AVX & Subtract packed quadword integers in xmm3/m128 from \(x \mathrm{~mm} 2\). \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and \(I A-32\)

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg \((r, w)\) & ModRM:r/m \((r)\) & NA & NA \\
B & ModRM:reg \((w)\) & VEX.vvvv \((r)\) & ModRM:r/m \((r)\) & NA \\
\hline
\end{tabular}

\section*{Description}

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The source operand can be a quadword integer stored in an MMX technology register or a 64-bit memory location, or it can be two packed quadword integers stored in an XMM register or an 128-bit memory location. The destination operand can be a quadword integer stored in an MMX technology register or two packed quadword integers stored in an XMM register. When packed quadword operands are used, a SIMD subtract is performed. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

Note that the PSUBQ instruction can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values upon which it operates.
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will \#UD.

\section*{Operation}

\section*{PSUBQ (with 64-Bit operands)}

DEST[63:0] \(\leftarrow\) DEST[63:0] - SRC[63:0];

\section*{PSUBQ (with 128-Bit operands)}

DEST[63:0] \(\leftarrow\) DEST[63:0] - SRC[63:0];
DEST[127:64] \(\leftarrow\) DEST[127:64] - SRC[127:64];

\section*{VPSUBQ (VEX. 128 encoded version)}

DEST[63:0] \(\leftarrow\) SRC1[63:0]-SRC2[63:0]
DEST[127:64] \(\leftarrow\) SRC1[127:64]-SRC2[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalents
PSUBQ __m64 _mm_sub_si64(__m64 m1, __m64 m2)
PSUBQ __m128i _mm_sub_epi64(__m128i m1, __m128i m2)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

\section*{PSUBSB/PSUBSW-Subtract Packed Signed Integers with Signed Saturation}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & Feature Flag & Description \\
\hline OF E8 \(/ \Gamma^{1}\) PSUBSB mm, mm/m64 & A & V/V & MMX & Subtract signed packed bytes in mm/m64 from signed packed bytes in mm and saturate results. \\
\hline 66 OF E8 /r PSUBSB xmm1, xmm2/m128 & A & V/V & SSE2 & Subtract packed signed byte integers in xmm2/m128 from packed signed byte integers in xmm1 and saturate results. \\
\hline \begin{tabular}{l}
OF E9 \(/ \Gamma^{1}\) \\
PSUBSW mm, mm/m64
\end{tabular} & A & V/V & MMX & Subtract signed packed words in mm/m64 from signed packed words in mm and saturate results. \\
\hline 66 OF E9 /r PSUBSW xmm1, xmm2/m128 & A & V/V & SSE2 & Subtract packed signed word integers in xmm2/m128 from packed signed word integers in xmm1 and saturate results. \\
\hline VEX.NDS.128.66.0F.WIG E8 /г VPSUBSB xmm1, xmm2, xmm3/m128 & B & V/V & AVX & Subtract packed signed byte integers in xmm3/m128 from packed signed byte integers in xmm2 and saturate results. \\
\hline VEX.NDS.128.66.0F.WIG EG / / VPSUBSW xmm1, xmm2, xmm3/m128 & B & V/V & AVX & Subtract packed signed word integers in xmm3/m128 from packed signed word integers in xmm2 and saturate results. \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and \(I A-32\)

Architectures Software Developer's Manual, Volume 2 A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32
Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r,w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv \((r)\) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD subtract of the packed signed integers of the source operand (second operand) from the packed signed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.
These instructions can operate on either 64-bit or 128 -bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.
The PSUBSB instruction subtracts packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80 H ), the saturated value of 7 FH or 80 H , respectively, is written to the destination operand.

The PSUBSW instruction subtracts packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000 H ), the saturated value of 7 FFFH or 8000 H , respectively, is written to the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}

\section*{PSUBSB (with 64-bit operands)}

DEST[7:0] \(\leftarrow\) SaturateToSignedByte (DEST[7:0] - SRC (7:0]);
(* Repeat subtract operation for 2nd through 7th bytes *)
DEST[63:56] \(\leftarrow\) SaturateToSignedByte (DEST[63:56] - SRC[63:56] );

\section*{PSUBSB (with 128-bit operands)}

DEST[7:0] \(\leftarrow\) SaturateToSignedByte (DEST[7:0] - SRC[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] \(\leftarrow\) SaturateToSignedByte (DEST[127:120] - SRC[127:120]);

\section*{PSUBSW (with 64-bit operands)}

DEST[15:0] \(\leftarrow\) SaturateToSignedWord (DEST[15:0] - SRC[15:0] );
(* Repeat subtract operation for 2nd and 7th words *)
DEST[63:48] \(\leftarrow\) SaturateToSignedWord (DEST[63:48] - SRC[63:48] );

\section*{PSUBSW (with 128-bit operands)}

DEST[15:0] \(\leftarrow\) SaturateToSignedWord (DEST[15:0] - SRC[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] \(\leftarrow\) SaturateToSignedWord (DEST[127:112] - SRC[127:112]);

\section*{VPSUBSB}

DEST[7:0] \& SaturateToSignedByte (SRC1[7:0] - SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] \& SaturateToSignedByte (SRC1[127:120] - SRC2[127:120]);
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPSUBSW}

DEST[15:0] \& SaturateToSignedWord (SRC1[15:0] - SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] < SaturateToSignedWord (SRC1[127:112] - SRC2[127:112]);
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalents
PSUBSB __m64_mm_subs_pi8(__m64 m1, __m64 m2)
PSUBSB __m128i_mm_subs_epi8(__m128i m1, __m128i m2)
PSUBSW __m64 _mm_subs_pi16(__m64 m1, __m64 m2)
PSUBSW __m128i _mm_subs_epi16(__m128i m1, __m128i m2)

\section*{Flags Affected}

None.

\section*{Numeric Exceptions}

None.

\section*{Other Exceptions}

See Exceptions Type 4; additionally
\#UD
\[
\text { If VEX.L = } 1
\]

\section*{PSUBUSB/PSUBUSW-Subtract Packed Unsigned Integers with} Unsigned Saturation
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & \begin{tabular}{l}
CPUID \\
Feature Flag
\end{tabular} & Description \\
\hline \begin{tabular}{l}
OF D8 \(/ \Gamma^{1}\) \\
PSUBUSB mm, mm/m64
\end{tabular} & A & V/V & MMX & Subtract unsigned packed bytes in \(\mathrm{mm} / \mathrm{m} 64\) from unsigned packed bytes in mm and saturate result. \\
\hline \begin{tabular}{l}
66 0F D8 /г \\
PSUBUSB xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE2 & Subtract packed unsigned byte integers in xmm2/m128 from packed unsigned byte integers in xmm1 and saturate result. \\
\hline \begin{tabular}{l}
OF D9 \(/ \Gamma^{1}\) \\
PSUBUSW mm, mm/m64
\end{tabular} & A & V/V & MMX & Subtract unsigned packed words in mm/m64 from unsigned packed words in mm and saturate result. \\
\hline \begin{tabular}{l}
66 0F D9 /r \\
PSUBUSW xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE2 & Subtract packed unsigned word integers in xmm2/m128 from packed unsigned word integers in xmm1 and saturate result. \\
\hline VEX.NDS.128.66.0F.WIG D8 /г VPSUBUSB xmm1, xmm2, xmm3/m128 & B & V/V & AVX & Subtract packed unsigned byte integers in xmm3/m128 from packed unsigned byte integers in xmm2 and saturate result. \\
\hline VEX.NDS.128.66.0F.WIG D9 / / VPSUBUSW xmm1, xmm2, xmm3/m128 & B & V/V & AVX & Subtract packed unsigned word integers in xmm3/m128 from packed unsigned word integers in xmm2 and saturate result. \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume ЗA.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg \((r, w)\) & ModRM:r/m \((r)\) & NA & NA \\
\hline
\end{tabular}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
B & ModRM:reg \((\mathrm{w})\) & VEX.vvvv \((\mathrm{r})\) & ModRM:r/m \((\mathrm{r})\) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD subtract of the packed unsigned integers of the source operand (second operand) from the packed unsigned integers of the destination operand (first operand), and stores the packed unsigned integer results in the destination operand. See Figure 9-4 in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PSUBUSB instruction subtracts packed unsigned byte integers. When an individual byte result is less than zero, the saturated value of 00 H is written to the destination operand.
The PSUBUSW instruction subtracts packed unsigned word integers. When an individual word result is less than zero, the saturated value of 0000 H is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}

\section*{PSUBUSB (with 64-bit operands)}

DEST[7:0] \(\leftarrow\) SaturateToUnsignedByte (DEST[7:0] - SRC (7:0] );
(* Repeat add operation for 2nd through 7th bytes *)
DEST[63:56] \(\leftarrow\) SaturateToUnsignedByte (DEST[63:56] - SRC[63:56];

\section*{PSUBUSB (with 128-bit operands)}

DEST[7:0] \(\leftarrow\) SaturateToUnsignedByte (DEST[7:0] - SRC[7:0]);
(* Repeat add operation for 2nd through 14th bytes *)
DEST[127:120] \(\leftarrow\) SaturateToUnSignedByte (DEST[127:120] - SRC[127:120]);

\section*{PSUBUSW (with 64-bit operands)}

DEST[15:0] \(\leftarrow\) SaturateToUnsignedWord (DEST[15:0] - SRC[15:0] );
(* Repeat add operation for 2nd and 3rd words *)
DEST[63:48] \(\leftarrow\) SaturateToUnsignedWord (DEST[63:48] - SRC[63:48] );

\section*{PSUBUSW (with 128-bit operands)}

DEST[15:0] \(\leftarrow\) SaturateToUnsignedWord (DEST[15:0] - SRC[15:0]);
(* Repeat add operation for 2nd through 7th words *)
DEST[127:112] \(\leftarrow\) SaturateToUnSignedWord (DEST[127:112] - SRC[127:112]);

\section*{VPSUBUSB}

DEST[7:0] \& SaturateToUnsignedByte (SRC1[7:0] - SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] \& SaturateToUnsignedByte (SRC1[127:120] - SRC2[127:120]);
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPSUBUSW}

DEST[15:0] \& SaturateToUnsignedWord (SRC1[15:0] - SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] < SaturateToUnsignedWord (SRC1[127:112] - SRC2[127:112]);
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalents
PSUBUSB __m64 _mm_subs_pu8(__m64 m1, __m64 m2)
PSUBUSB __m128i_mm_subs_epu8(__m128i m1,__m128i m2)
PSUBUSW __m64 _mm_subs_pu16(__m64 m1, __m64 m2)
PSUBUSW __m128i_mm_subs_epu16(__m128i m1,__m128i m2)
Flags Affected
None.

Numeric Exceptions
None.

\section*{Other Exceptions}

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

PTEST- Logical Compare
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline 66 OF 3817 /г PTEST xmm1, xmm2/m128 & A & V/V & SSE4_1 & Set ZF if \(x m m 2 / m 128\) AND xmm1 result is all 0 s. Set CF if \(x m m 2 / m 128\) AND NOT \(x m m 1\) result is all 0 s . \\
\hline VEX.128.66.0F38.WIG 17 /г VPTEST xmm1, xmm2/m128 & A & V/V & AVX & Set ZF and CF depending on bitwise AND and ANDN of sources. \\
\hline VEX.256.66.0F38.WIG 17 /г VPTEST ymm1, ymm2/m256 & A & V/V & AVX & Set ZF and CF depending on bitwise AND and ANDN of sources. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

PTEST and VPTEST set the ZF flag if all bits in the result are 0 of the bitwise AND of the first source operand (first operand) and the second source operand (second operand). VPTEST sets the CF flag if all bits in the result are 0 of the bitwise AND of the second source operand (second operand) and the logical NOT of the destination operand.
The first source register is specified by the ModR/M reg field.
128-bit versions: The first source register is an XMM register. The second source register can be an XMM register or a 128-bit memory location. The destination register is not modified.
VEX. 256 encoded version: The first source register is a YMM register. The second source register can be a YMM register or a 256-bit memory location. The destination register is not modified.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

\section*{Operation}

\section*{(V)PTEST (128-bit version)}

IF (SRC[127:0] BITWISE AND DEST[127:0] = 0)
THEN ZF \(\leftarrow 1\);
ELSE ZF \(\leftarrow 0\);
```

IF (SRC[127:0] BITWISE AND NOT DEST[127:0] = 0)
THEN CF < 1;
ELSE CF < 0;
DEST (unmodified)
AF}\leftarrow\textrm{OF}\leftarrow\textrm{PF}\leftarrow\textrm{SF}\leftarrow0
VPTEST (VEX. }256\mathrm{ encoded version)
IF (SRC[255:0] BITWISE AND DEST[255:0] = 0) THEN ZF < 1;
ELSE ZF <0;
IF (SRC[255:0] BITWISE AND NOT DEST[255:0] = 0) THEN CF < 1;
ELSE CF < 0;
DEST (unmodified)
AF}\leftarrow\textrm{OF}\leftarrow\textrm{PF}\leftarrow\textrm{SF}\leftarrow0
Intel C/C++ Compiler Intrinsic Equivalent
PTEST int _mm_testz_si128 (__m128i s1,__m128i s2);
int _mm_testc_si128 (__m128i s1,__m128i s2);
int _mm_testnzc_si128(__m128i s1, __m128i s2);

```

\section*{VPTEST}
```

int _mm256_testz_si256 (__m256i s1, __m256i s2);
int _mm256_testc_si256 (__m256i s1, __m256i s2);
int _mm256_testnzc_si256 (__m256i s1, __m256i s2);
int _mm_testz_si128 (__m128i s1, __m128i s2);
int _mm_testc_si128 (__m128i s1, __m128i s2);
int _mm_testnzc_si128 (__m128i s1, __m128i s2);

```

\section*{Flags Affected}

The \(0 F\), \(A F\), PF, SF flags are cleared and the ZF, CF flags are set according to the operation.

\section*{SIMD Floating-Point Exceptions}

None.

\section*{Other Exceptions}

See Exceptions Type 4; additionally
\#UD
If VEX.vvvv != 1111B.

PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ— Unpack High Data
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline \begin{tabular}{l}
OF \(68 / \Gamma^{1}\) \\
PUNPCKHBW mm, mm/m64
\end{tabular} & A & V/V & MMX & Unpack and interleave highorder bytes from mm and \(\mathrm{mm} / \mathrm{m} 64\) into mm . \\
\hline \begin{tabular}{l}
66 0F 68 /r \\
PUNPCKHBW xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE2 & Unpack and interleave highorder bytes from \(x m m 1\) and xmm2/m128 into xmm1. \\
\hline \begin{tabular}{l}
OF \(69 / r^{1}\) \\
PUNPCKHWD mm, mm/m64
\end{tabular} & A & V/V & MMX & Unpack and interleave highorder words from mm and \(\mathrm{mm} / \mathrm{m} 64\) into mm . \\
\hline \begin{tabular}{l}
66 OF 69 /r \\
PUNPCKHWD xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE2 & Unpack and interleave highorder words from \(x m m 1\) and xmm2/m128 into xmm1. \\
\hline \begin{tabular}{l}
OF 6A \(/ \Gamma^{1}\) \\
PUNPCKHDQ mm, mm/m64
\end{tabular} & A & V/V & MMX & Unpack and interleave highorder doublewords from mm and \(\mathrm{mm} / \mathrm{m} 64\) into mm . \\
\hline 66 0F 6A /r PUNPCKHDQ xmm1, xmm2/m128 & A & V/V & SSE2 & Unpack and interleave highorder doublewords from xmm1 and xmm2/m128 into xmm 1 . \\
\hline \begin{tabular}{l}
66 0F 6D /r \\
PUNPCKHQDQ xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE2 & Unpack and interleave highorder quadwords from \(x m m 1\) and \(x m m 2 / m 128\) into \(x m m 1\). \\
\hline VEX.NDS.128.66.0F.WIG 68/r VPUNPCKHBW xmm1,xmm2, xmm3/m128 & B & V/V & AVX & Interleave high-order bytes from \(x m m 2\) and xmm3/m128 into \(x m m 1\). \\
\hline VEX.NDS.128.66.0F.WIG 69/г VPUNPCKHWD xmm1,xmm2, xmm3/m128 & B & V/V & AVX & Interleave high-order words from \(x m m 2\) and xmm3/m128 into \(x m m 1\). \\
\hline VEX.NDS.128.66.0F.WIG 6A/r VPUNPCKHDQ xmm1, xmm2, xmm3/m128 & B & V/V & AVX & Interleave high-order doublewords from xmm2 and \(x \mathrm{~mm} 3 / \mathrm{m} 128\) into xmm1. \\
\hline
\end{tabular}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.NDS.128.66.0F.WIG 6D/r & B & V/V & AVX & \begin{tabular}{l} 
Interleave high-order \\
quadword from xmm2 and \\
VPUNPCKHQDQ xmm1, xmm2, \\
xmm3/m128
\end{tabular} \\
& & & & \begin{tabular}{l} 
xmm/m128 into xmm1 \\
register.
\end{tabular} \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg \((w)\) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Unpacks and interleaves the high-order data elements (bytes, words, doublewords, or quadwords) of the destination operand (first operand) and source operand (second operand) into the destination operand. Figure 4-12 shows the unpack operation for bytes in 64-bit operands. The low-order data elements are ignored.


Figure 4-12. PUNPCKHBW Instruction Operation Using 64-bit Operands

The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. When the source data comes from a 64-bit memory operand, the full 64-bit operand is accessed from memory, but the instruction uses only the high-order 32 bits. When the source data comes from a

128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The PUNPCKHBW instruction interleaves the high-order bytes of the source and destination operands, the PUNPCKHWD instruction interleaves the high-order words of the source and destination operands, the PUNPCKHDQ instruction interleaves the high-order doubleword (or doublewords) of the source and destination operands, and the PUNPCKHQDQ instruction interleaves the high-order quadwords of the source and destination operands.

These instructions can be used to convert bytes to words, words to doublewords, doublewords to quadwords, and quadwords to double quadwords, respectively, by placing all \(0 s\) in the source operand. Here, if the source operand contains all 0 s , the result (stored in the destination operand) contains zero extensions of the high-order data elements from the original value in the destination operand. For example, with the PUNPCKHBW instruction the high-order bytes are zero extended (that is, unpacked into unsigned word integers), and with the PUNPCKHWD instruction, the high-order words are zero extended (unpacked into unsigned doubleword integers).

In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE versions: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded versions: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}

PUNPCKHBW instruction with 64-bit operands:
DEST[7:0] \(\leftarrow\) DEST[39:32];
DEST[15:8] \(\leftarrow\) SRC[39:32];
DEST[23:16] \(\leftarrow\) DEST[47:40];
DEST[31:24] \(\leftarrow\) SRC[47:40];
DEST[39:32] \(\leftarrow\) DEST[55:48];
DEST[47:40] \(\leftarrow\) SRC[55:48];
DEST[55:48] \(\leftarrow\) DEST[63:56];
DEST[63:56] \(\leftarrow\) SRC[63:56];
PUNPCKHW instruction with 64-bit operands:
DEST[15:0] \(\leftarrow\) DEST[47:32];
DEST[31:16] \(\leftarrow\) SRC[47:32];
DEST[47:32] \(\leftarrow\) DEST[63:48];
DEST[63:48] \(\leftarrow\) SRC[63:48];
PUNPCKHDQ instruction with 64-bit operands:
DEST[31:0] \(\leftarrow \operatorname{DEST[63:32];~}\)

DEST[63:32] \(\leftarrow\) SRC[63:32];
PUNPCKHBW instruction with 128-bit operands:
DEST[7:0] \(\leftarrow\) DEST[71:64];
DEST[15:8] \(\leftarrow\) SRC[71:64];
DEST[23:16] \(\leftarrow\) DEST[79:72];
DEST[31:24] \(\leftarrow\) SRC[79:72];
DEST[39:32] \(\leftarrow\) DEST[87:80];
DEST[47:40] \(\leftarrow\) SRC[87:80];
DEST[55:48] \(\leftarrow\) DEST[95:88];
DEST[63:56] \(\leftarrow\) SRC[95:88];
DEST[71:64] \(\leftarrow\) DEST[103:96];
DEST[79:72] \(\leftarrow\) SRC[103:96];
DEST[87:80] \(\leftarrow\) DEST[111:104];
DEST[95:88] \(\leftarrow\) SRC[111:104];
DEST[103:96] \(\leftarrow\) DEST[119:112];
DEST[111:104] \(\leftarrow\) SRC[119:112];
DEST[119:112] \(\leftarrow\) DEST[127:120];
DEST[127:120] \(\leftarrow\) SRC[127:120];
PUNPCKHWD instruction with 128-bit operands:
DEST[15:0] \(\leftarrow\) DEST[79:64];
DEST[31:16] \(\leftarrow\) SRC[79:64];
DEST[47:32] \(\leftarrow\) DEST[95:80];
DEST[63:48] \(\leftarrow\) SRC[95:80];
DEST[79:64] \(\leftarrow\) DEST[111:96];
DEST[95:80] \(\leftarrow\) SRC[111:96];
DEST[111:96] \(\leftarrow\) DEST[127:112];
DEST[127:112] \(\leftarrow\) SRC[127:112];
PUNPCKHDQ instruction with 128-bit operands:
DEST[31:0] \(\leftarrow\) DEST[95:64];
DEST[63:32] \(\leftarrow\) SRC[95:64];
DEST[95:64] \(\leftarrow\) DEST[127:96];
DEST[127:96] \(\leftarrow\) SRC[127:96];
PUNPCKHQDQ instruction:
DEST[63:0] \(\leftarrow\) DEST[127:64];
DEST[127:64] \(\leftarrow\) SRC[127:64];

\section*{PUNPCKHBW}

DEST[127:0] \& INTERLEAVE_HIGH_BYTES(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

\section*{VPUNPCKHBW}
```

DEST[127:0] < INTERLEAVE_HIGH_BYTES(SRC1, SRC2)
DEST[VLMAX-1:128] <0

```

\section*{PUNPCKHWD}

DEST[127:0] \& INTERLEAVE_HIGH_WORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

\section*{VPUNPCKHWD}

DEST[127:0] \& INTERLEAVE_HIGH_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{PUNPCKHDQ}

DEST[127:0] \& INTERLEAVE_HIGH_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

\section*{VPUNPCKHDQ}

DEST[127:0] \& INTERLEAVE_HIGH_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{PUNPCKHQDQ}

DEST[127:0] \& INTERLEAVE_HIGH_QWORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

\section*{VPUNPCKHQDQ}

DEST[127:0] \(\leftarrow\) INTERLEAVE_HIGH_QWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalents
PUNPCKHBW __m64 _mm_unpackhi_pi8(__m64 m1, __m64 m2)
PUNPCKHBW __m128i_mm_unpackhi_epi8(__m128i m1,__m128im2)
PUNPCKHWD __m64 _mm_unpackhi_pi16(__m64 m1,__m64 m2)
PUNPCKHWD __m128i _mm_unpackhi_epi16(__m128i m1,_m128i m2)
PUNPCKHDQ __m64 _mm_unpackhi_pi32(__m64 m1, _m64 m2)
PUNPCKHDQ __m128i_mm_unpackhi_epi32(__m128i m1, __m128im2)
PUNPCKHQDQ __m128i _mm_unpackhi_epi64 ( __m128i a, __m128i b)

\section*{Flags Affected}

None.

\section*{Numeric Exceptions}

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

\section*{PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ-} Unpack Low Data
\begin{tabular}{|llll} 
Opcode/ & \begin{tabular}{l} 
Op/ \\
En \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular}
\end{tabular} \begin{tabular}{l} 
Description \\
OF 60 /r \\
PUNPCKLBW mm, mm/m32
\end{tabular}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.NDS.128.66.0F.WIG 6C/r & B & V/V & AVX & \begin{tabular}{l} 
Interleave low-order \\
quadword from xmm2 and \\
VPUNPCKLQDQ xmm1, xmm2,
\end{tabular} \\
Xmm3/m128 & & & & \begin{tabular}{l} 
xmm/m128 into xmm1 \\
register.
\end{tabular} \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg \((w)\) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Unpacks and interleaves the low-order data elements (bytes, words, doublewords, and quadwords) of the destination operand (first operand) and source operand (second operand) into the destination operand. (Figure 4-13 shows the unpack operation for bytes in 64-bit operands.). The high-order data elements are ignored.


Figure 4-13. PUNPCKLBW Instruction Operation Using 64-bit Operands

The source operand can be an MMX technology register or a 32-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. When the source data comes from a 128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The PUNPCKLBW instruction interleaves the low-order bytes of the source and destination operands, the PUNPCKLWD instruction interleaves the low-order words of the source and destination operands, the PUNPCKLDQ instruction interleaves the loworder doubleword (or doublewords) of the source and destination operands, and the PUNPCKLQDQ instruction interleaves the low-order quadwords of the source and destination operands.

These instructions can be used to convert bytes to words, words to doublewords, doublewords to quadwords, and quadwords to double quadwords, respectively, by placing all \(0 s\) in the source operand. Here, if the source operand contains all 0s, the result (stored in the destination operand) contains zero extensions of the high-order data elements from the original value in the destination operand. For example, with the PUNPCKLBW instruction the high-order bytes are zero extended (that is, unpacked into unsigned word integers), and with the PUNPCKLWD instruction, the high-order words are zero extended (unpacked into unsigned doubleword integers).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE versions: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded versions: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}

PUNPCKLBW instruction with 64-bit operands:
DEST[63:56] \(\leftarrow\) SRC[31:24];
DEST[55:48] \(\leftarrow\) DEST[31:24];
DEST[47:40] \(\leftarrow\) SRC[23:16];
DEST[39:32] \(\leftarrow\) DEST[23:16];
DEST[31:24] \(\leftarrow\) SRC[15:8];
DEST[23:16] \(\leftarrow\) DEST[15:8];
DEST[15:8] \(\leftarrow\) SRC[7:0];
DEST[7:0] \(\leftarrow \operatorname{DEST[7:0];~}\)
PUNPCKLWD instruction with 64-bit operands:
DEST[63:48] \(\leftarrow\) SRC[31:16];
DEST[47:32] \(\leftarrow\) DEST[31:16];
DEST[31:16] \(\leftarrow\) SRC[15:0];
DEST[15:0] \(\leftarrow\) DEST[15:0];
PUNPCKLDQ instruction with 64-bit operands:
DEST[63:32] \(\leftarrow\) SRC[31:0];
DEST[31:0] \(\leftarrow \operatorname{DEST[31:0];~}\)
PUNPCKLBW instruction with 128-bit operands:
DEST[7:0] \(\leftarrow ~ D E S T[7: 0] ; ~\)
```

DEST[15:8] \leftarrowSRC[7:0];
DEST[23:16]\leftarrowDEST[15:8];
DEST[31:24]\leftarrowSRC[15:8];
DEST[39:32]}\leftarrowDEST[23:16]
DEST[47:40]\leftarrow SRC[23:16];
DEST[55:48]}\leftarrow\mathrm{ DEST[31:24];
DEST[63:56] }\leftarrow\mathrm{ SRC[31:24];
DEST[71:64]\leftarrowDEST[39:32];
DEST[79:72]\leftarrow SRC[39:32];
DEST[87:80] }\leftarrow\mathrm{ DEST[47:40];
DEST[95:88] }\leftarrow\mathrm{ SRC[47:40];
DEST[103:96] \leftarrow DEST[55:48];
DEST[111:104]\leftarrow SRC[55:48];
DEST[119:112]\leftarrowDEST[63:56];
DEST[127:120]}\leftarrowSRC[63:56]

```

PUNPCKLWD instruction with 128 -bit operands:
DEST[15:0] \(\leftarrow\) DEST[15:0];
DEST[31:16] \(\leftarrow\) SRC[15:0];
DEST[47:32] \(\leftarrow\) DEST[31:16];
DEST[63:48] \(\leftarrow\) SRC[31:16];
DEST[79:64] \(\leftarrow\) DEST[47:32];
DEST[95:80] \(\leftarrow\) SRC[47:32];
DEST[111:96] \(\leftarrow\) DEST[63:48];
DEST[127:112] \(\leftarrow\) SRC[63:48];
PUNPCKLDQ instruction with 128-bit operands:
DEST[31:0] \(\leftarrow\) DEST[31:0];
DEST[63:32] \(\leftarrow\) SRC[31:0];
DEST[95:64] \(\leftarrow\) DEST[63:32];
DEST[127:96] \(\leftarrow\) SRC[63:32];
PUNPCKLQDQ
DEST[63:0] \(\leftarrow\) DEST[63:0];
DEST[127:64] \(\leftarrow\) SRC[63:0];

\section*{VPUNPCKLBW}

DEST[127:0] \& INTERLEAVE_BYTES(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPUNPCKLWD}

DEST[127:0] < INTERLEAVE_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)
```

VPUNPCKLDQ
DEST[127:0] < INTERLEAVE_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] <0

```

\section*{VPUNPCKLQDQ}

DEST[127:0] \& INTERLEAVE_QWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{Intel C/C++ Compiler Intrinsic Equivalents}

PUNPCKLBW __m64 _mm_unpacklo_pi8 (__m64 m1, __m64 m2)
PUNPCKLBW __m128i _mm_unpacklo_epi8 (__m128i m1, _m128i m2)
PUNPCKLWD __m64 _mm_unpacklo_pi16 (__m64 m1, __m64 m2)
PUNPCKLWD __m128i _mm_unpacklo_epi16 (__m128i m1, __m128i m2)
PUNPCKLDQ __m64 _mm_unpacklo_pi32 (__m64 m1, __m64 m2)
PUNPCKLDQ __m128i _mm_unpacklo_epi32 (__m128i m1, __m128i m2)
PUNPCKLQDQ __m128i_mm_unpacklo_epi64 (__m128i m1, __m128i m2)

\section*{Flags Affected}

None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

\section*{PUSH—Push Word, Doubleword or Quadword Onto the Stack}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode* & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline FF /6 & PUSH r/m16 & A & Valid & Valid & Push r/m16. \\
\hline FF /6 & PUSH r/m32 & A & N.E. & Valid & Push r/m32. \\
\hline FF /6 & PUSH r/m64 & A & Valid & N.E. & Push r/m64. \\
\hline 50+rw & PUSH r16 & B & Valid & Valid & Push r16. \\
\hline 50+rd & PUSH r32 & B & N.E. & Valid & Push r32. \\
\hline 50+rd & PUSH r64 & B & Valid & N.E. & Push r64. \\
\hline 6A & PUSH imm8 & C & Valid & Valid & Push imm8. \\
\hline 68 & PUSH imm16 & C & Valid & Valid & Push imm16. \\
\hline 68 & PUSH imm32 & C & Valid & Valid & Push imm32. \\
\hline OE & PUSH CS & D & Invalid & Valid & Push CS. \\
\hline 16 & PUSH SS & D & Invalid & Valid & Push SS. \\
\hline 1E & PUSH DS & D & Invalid & Valid & Push DS. \\
\hline 06 & PUSHES & D & Invalid & Valid & Push ES. \\
\hline OF AO & PUSH FS & D & Valid & Valid & Push FS. \\
\hline OF A8 & PUSH GS & D & Valid & Valid & Push GS. \\
\hline
\end{tabular}

NOTES:
* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (r) & NA & NA & NA \\
B & reg (r) & NA & NA & NA \\
C & imm8/16/32 & NA & NA & NA \\
D & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Decrements the stack pointer and then stores the source operand on the top of the stack. Address and operand sizes are determined and used as follows:
- Address size. The D flag in the current code-segment descriptor determines the default address size; it may be overridden by an instruction prefix (67H).

The address size is used only when referencing a source operand in memory.
- Operand size. The D flag in the current code-segment descriptor determines the default operand size; it may be overridden by instruction prefixes ( 66 H or REX.W).

The operand size (16, 32, or 64 bits) determines the amount by which the stack pointer is decremented ( 2,4 or 8 ).
If the source operand is an immediate and its size is less than the operand size, a sign-extended value is pushed on the stack. If the source operand is a segment register ( 16 bits) and the operand size is greater than 16 bits, a zeroextended value is pushed on the stack.
- Stack-address size. Outside of 64-bit mode, the B flag in the current stacksegment descriptor determines the size of the stack pointer (16 or 32 bits); in 64 -bit mode, the size of the stack pointer is always 64 bits.
The stack-address size determines the width of the stack pointer when writing to the stack in memory and when decrementing the stack pointer. (As stated above, the amount by which the stack pointer is decremented is determined by the operand size.)
If the operand size is less than the stack-address size, the PUSH instruction may result in a misaligned stack pointer (a stack pointer that is not aligned on a doubleword or quadword boundary).

The PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. If a PUSH instruction uses a memory operand in which the ESP register is used for computing the operand address, the address of the operand is computed before the ESP register is decremented.
If the ESP or SP register is 1 when the PUSH instruction is executed in real-address mode, a stack-fault exception (\#SS) is generated (because the limit of the stack segment is violated). Its delivery encounters a second stack-fault exception (for the same reason), causing generation of a double-fault exception (\#DF). Delivery of the double-fault exception encounters a third stack-fault exception, and the logical processor enters shutdown mode. See the discussion of the double-fault exception in Chapter 6 of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

\section*{IA-32 Architecture Compatibility}

For IA-32 processors from the Intel 286 on, the PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. (This is also true for Intel 64 architecture, real-address and virtual-8086 modes of IA-32 architecture.) For the Intel \({ }^{\circledR} 8086\) processor, the PUSH SP instruction pushes the new value of the SP register (that is the value after it has been decremented by 2 ).

\section*{Operation}

IF SRC is a segment register
THEN

IF operand size \(=16\)
THEN TEMP \(\leftarrow\) SRC;
ELSE TEMP \(\leftarrow\) ZeroExtend(SRC); (* extend to operand size *)
Fl ;
ELSE IF SRC is immediate byte

THEN TEMP \(\leftarrow\) SignExtend(SRC);
ELSE IF SRC is immediate word
THEN TEMP \(\leftarrow\) SRC;
ELSE IF SRC is immediate doubleword
THEN
IF operand size \(=32\)
THEN TEMP \(\leftarrow\) SRC;
ELSE TEMP \(\leftarrow\) SignExtend(SRC); (* extend to operand size of 64 *)
Fl ;
ELSE IF SRC is in memory
THEN TEMP \(\leftarrow\) SRC;
(* use address and operand sizes *)
ELSE TEMP \(\leftarrow\) SRC;
(* SRC is register; use operand size *)
Fl ;
IF in 64-bit mode
(* stack-address size = 64 *)
THEN
IF operand size \(=64\)
THEN
RSP \(\leftarrow\) RSP - 8;
Memory \([\) RSP] \(\leftarrow\) TEMP; (* Push quadword *)
ELSE
RSP \(\leftarrow\) RSP - 2;
Memory \([\) RSP] \(\leftarrow\) TEMP; (* Push word *)
Fl ;
ELSE IF stack-address size \(=32\)
THEN
IF operand size \(=32\)
THEN
ESP \(\leftarrow\) ESP - 4;
Memory[SS:ESP] \(\leftarrow\) TEMP; (* Push doubleword *)
ELSE
ESP \(\leftarrow\) ESP - 2;
Memory[SS:ESP] \(\leftarrow\) TEMP; (* Push word *)
FI;
ELSE
(* stack-address size = 16 *)
IF operand size = 32
THEN
\(S P \leftarrow S P-4 ;\)
Memory[SS:SP] \(\leftarrow\) TEMP; (* Push doubleword *)

\section*{ELSE}
\(\mathrm{SP} \leftarrow \mathrm{SP}-2 ;\)
Memory[SS:SP] \(\leftarrow T E M P ; \quad\) (* Push word *)
Fl;
FI;

\section*{Flags Affected}

None.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \multirow[t]{2}{*}{\#SS} & If a memory operand effective address is outside the SS segment limit. \\
\hline & If the new value of the SP or ESP register is outside the stack segment limit. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\#GP(0) If the memory address is in a non-canonical form.
\#SS(0) If the stack address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used.

\section*{PUSHA/PUSHAD—Push All General-Purpose Registers}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
60 & PUSHA & A & Invalid & Valid & \begin{tabular}{l} 
Push AX, CX, DX, BX, original \\
SP, BP, SI, and DI.
\end{tabular} \\
60 & PUSHAD & A & Invalid & Valid & \begin{tabular}{l} 
Push EAX, ECX, EDX, EBX, \\
original ESP, EBP, ESI, and \\
EDI.
\end{tabular} \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Pushes the contents of the general-purpose registers onto the stack. The registers are stored on the stack in the following order: EAX, ECX, EDX, EBX, ESP (original value), EBP, ESI, and EDI (if the current operand-size attribute is 32) and AX, CX, DX, \(B X, S P\) (original value), BP, SI, and DI (if the operand-size attribute is 16). These instructions perform the reverse operation of the POPA/POPAD instructions. The value pushed for the ESP or SP register is its value before prior to pushing the first register (see the "Operation" section below).
The PUSHA (push all) and PUSHAD (push all double) mnemonics reference the same opcode. The PUSHA instruction is intended for use when the operand-size attribute is 16 and the PUSHAD instruction for when the operand-size attribute is 32 . Some assemblers may force the operand size to 16 when PUSHA is used and to 32 when PUSHAD is used. Others may treat these mnemonics as synonyms (PUSHA/PUSHAD) and use the current setting of the operand-size attribute to determine the size of values to be pushed from the stack, regardless of the mnemonic used.

In the real-address mode, if the ESP or SP register is 1,3 , or 5 when PUSHA/PUSHAD executes: an \#SS exception is generated but not delivered (the stack error reported prevents \#SS delivery). Next, the processor generates a \#DF exception and enters a shutdown state as described in the \#DF discussion in Chapter 6 of the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.
This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.

\section*{Operation}

IF 64-bit Mode
THEN \#UD
```

FI;
IF OperandSize = 32 (* PUSHAD instruction *)
THEN
Temp \leftarrow (ESP);
Push(EAX);
Push(ECX);
Push(EDX);
Push(EBX);
Push(Temp);
Push(EBP);
Push(ESI);
Push(EDI);
ELSE (* OperandSize = 16, PUSHA instruction *)
Temp \leftarrow }\leftarrow(SP)
Push(AX);
Push(CX);
Push(DX);
Push(BX);
Push(Temp);
Push(BP);
Push(SI);
Push(DI);
FI;
Flags Affected
None.
Protected Mode Exceptions
\#SS(0) If the starting or ending stack address is outside the stack
segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory reference is made while the current
privilege level is 3 and alignment checking is enabled.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP
If the ESP or SP register contains 7, 9, 11, 13, or 15.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If the ESP or SP register contains 7, 9, 11, 13, or 15.

```
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory reference is made while alignment checking is enabled.
\#UD If the LOCK prefix is used.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
\#UD If in 64-bit mode.

\section*{PUSHF/PUSHFD—Push EFLAGS Register onto the Stack}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
VC
\end{tabular} & Description \\
9C & PUSHF & A & Valid & Valid & \begin{tabular}{l} 
Push lower 16 bits of \\
EFLAGS.
\end{tabular} \\
9C & PUSHFD & A & N.E. & Valid & Push EFLAGS. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Decrements the stack pointer by 4 (if the current operand-size attribute is 32 ) and pushes the entire contents of the EFLAGS register onto the stack, or decrements the stack pointer by 2 (if the operand-size attribute is 16 ) and pushes the lower 16 bits of the EFLAGS register (that is, the FLAGS register) onto the stack. These instructions reverse the operation of the POPF/POPFD instructions.
When copying the entire EFLAGS register to the stack, the VM and RF flags (bits 16 and 17) are not copied; instead, the values for these flags are cleared in the EFLAGS image stored on the stack. See Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information about the EFLAGS register.
The PUSHF (push flags) and PUSHFD (push flags double) mnemonics reference the same opcode. The PUSHF instruction is intended for use when the operand-size attribute is 16 and the PUSHFD instruction for when the operand-size attribute is 32 . Some assemblers may force the operand size to 16 when PUSHF is used and to 32 when PUSHFD is used. Others may treat these mnemonics as synonyms (PUSHF/PUSHFD) and use the current setting of the operand-size attribute to determine the size of values to be pushed from the stack, regardless of the mnemonic used.

In 64-bit mode, the instruction's default operation is to decrement the stack pointer (RSP) by 8 and pushes RFLAGS on the stack. 16-bit operation is supported using the operand size override prefix 66H. 32-bit operand size cannot be encoded in this mode. When copying RFLAGS to the stack, the VM and RF flags (bits 16 and 17) are not copied; instead, values for these flags are cleared in the RFLAGS image stored on the stack.
When in virtual-8086 mode and the I/O privilege level (IOPL) is less than 3, the PUSHF/PUSHFD instruction causes a general protection exception (\#GP).

In the real-address mode, if the ESP or SP register is 1 when PUSHF/PUSHFD instruction executes: an \#SS exception is generated but not delivered (the stack error reported prevents \#SS delivery). Next, the processor generates a \#DF exception and enters a shutdown state as described in the \#DF discussion in Chapter 6 of the InteI \(® 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.

\section*{Operation}
```

IF (PE = 0) or (PE = 1 and ((VM = 0) or (VM = 1 and IOPL = 3)))
(* Real-Address Mode, Protected mode, or Virtual-8086 mode with IOPL equal to 3 *)
THEN
IF OperandSize = 32
THEN
push (EFLAGS AND 00FCFFFFH);
(* VM and RF EFLAG bits are cleared in image stored on the stack *)
ELSE
push (EFLAGS); (* Lower 16 bits only *)
FI;
ELSE IF 64-bit MODE (* In 64-bit Mode *)
IF OperandSize = 64
THEN
push (RFLAGS AND 00000000_00FCFFFFFH);
(* VM and RF RFLAG bits are cleared in image stored on the stack; *)
ELSE
push (EFLAGS); (* Lower 16 bits only *)
Fl;
ELSE (* In Virtual-8086 Mode with IOPL less than 3 *)
\#GP(0); (* Trap to virtual-8086 monitor *)
FI;

```

\section*{Flags Affected}

None.

\section*{Protected Mode Exceptions}
\#SS(0) If the new value of the ESP register is outside the stack segment boundary.
\#PF(fault-code) If a page fault occurs.
\# \(\mathrm{AC}(0) \quad\) If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If the I/O privilege level is less than 3.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory reference is made while alignmentchecking is enabled.
\#UD If the LOCK prefix is used.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#GP(0) If the memory address is in a non-canonical form.
\#SS(0) If the stack address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory reference is made while the currentprivilege level is 3 and alignment checking is enabled.
\#UD If the LOCK prefix is used.

\section*{PXOR-Logical Exclusive OR}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline \begin{tabular}{l}
OF EF \(/ \Gamma^{1}\) \\
PXOR mm, mm/m64
\end{tabular} & A & V/V & MMX & Bitwise XOR of mm/m64 and mm. \\
\hline \begin{tabular}{l}
66 OF EF /r \\
PXOR xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE2 & Bitwise XOR of xmm2/m128 and xmm1. \\
\hline VEX.NDS.128.66.0F.WIG EF / / VPXOR xmm1, xmm2, xmm3/m128 & B & V/V & AVX & Bitwise XOR of xmm3/m128 and \(x m m 2\). \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circledR} 64\) and \(I A-32\)

Architectures Software Developer's Manual, Volume 2A and Section 19.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r,w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a bitwise logical exclusive-OR (XOR) operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64 -bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is 1 if the corresponding bits of the two operands are different; each bit is 0 if the corresponding bits of the operands are the same.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}

\section*{PXOR (128-bit Legacy SSE version)}
```

DEST < DEST XOR SRC
DEST[VLMAX-1:128] (Unmodified)
VPXOR (VEX. }128\mathrm{ encoded version)
DEST < SRC1 XOR SRC2
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PXOR __m64 _mm_xor_si64 (__m64 m1,__m64 m2)
PXOR __m128i _mm_xor_si128(__m128i a,__m128i b)

```

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

RCL/RCR/ROL/ROR--Rotate
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode** & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline D0 /2 & RCL r/m8, 1 & A & Valid & Valid & Rotate 9 bits (CF, r/m8) left once. \\
\hline REX + DO /2 & RCL r/m8*, 1 & A & Valid & N.E. & Rotate 9 bits (CF, r/m8) left once. \\
\hline D2 /2 & RCL \(/\) /m8, CL & B & Valid & Valid & Rotate 9 bits (CF, r/m8) left CL times. \\
\hline REX + D2 /2 & RCL \(/\) /m8* \({ }^{\text {c }}\) CL & B & Valid & N.E. & Rotate 9 bits (CF, r/m8) left CL times. \\
\hline CO /2 ib & RCL r/m8, imm8 & C & Valid & Valid & Rotate 9 bits (CF, r/m8) left imm8 times. \\
\hline REX + CO /2 ib & RCL r/m8*, imm8 & C & Valid & N.E. & Rotate 9 bits (CF, r/m8) left imm8 times. \\
\hline D1/2 & RCL r/m16, 1 & A & Valid & Valid & Rotate 17 bits (CF, r/m16) left once. \\
\hline D3 /2 & RCL r/m16, CL & B & Valid & Valid & Rotate 17 bits (CF, r/m16) left CL times. \\
\hline C1 /2 ib & RCL r/m16, imm8 & C & Valid & Valid & Rotate 17 bits (CF, r/m16) left imm8 times. \\
\hline D1/2 & RCL r/m32, 1 & A & Valid & Valid & Rotate 33 bits (CF, r/m32) left once. \\
\hline REX.W + D1 /2 & RCL r/m64, 1 & A & Valid & N.E. & Rotate 65 bits (CF, r/m64) left once. Uses a 6 bit count. \\
\hline D3 /2 & RCL r/m32, CL & B & Valid & Valid & Rotate 33 bits (CF, r/m32) left CL times. \\
\hline REX.W + D3 /2 & RCL r/m64, CL & B & Valid & N.E. & Rotate 65 bits (CF, r/m64) left CL times. Uses a 6 bit count. \\
\hline C1 /2 ib & RCL r/m32, imm8 & C & Valid & Valid & Rotate 33 bits (CF, r/m32) left imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /2 } \\
& \text { ib }
\end{aligned}
\] & RCL r/m64, imm8 & C & Valid & N.E. & Rotate 65 bits (CF, r/m64) left imm8 times. Uses a 6 bit count. \\
\hline D0 /3 & RCR r/m8, 1 & A & Valid & Valid & Rotate 9 bits (CF, r/m8) right once. \\
\hline REX + DO /3 & RCR r/m8*, 1 & A & Valid & N.E. & Rotate 9 bits (CF, r/m8) right once. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode** & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline D2 /3 & RCR r/m8, CL & B & Valid & Valid & Rotate 9 bits (CF, r/m8) right CL times. \\
\hline REX + D2 /3 & RCR \(\quad\) /m8** CL & B & Valid & N.E. & Rotate 9 bits (CF, r/m8) right CL times. \\
\hline co /3 ib & RCR \(\quad\) //m8, imm8 & C & Valid & Valid & Rotate 9 bits (CF, r/m8) right imm8 times. \\
\hline REX + CO /3 ib & RCR r/m8*, imm8 & C & Valid & N.E. & Rotate 9 bits (CF, r/m8) right imm8 times. \\
\hline D1/3 & RCR r/m16, 1 & A & Valid & Valid & Rotate 17 bits (CF, r/m16) right once. \\
\hline D3 /3 & RCR \(/\) /m16, CL & B & Valid & Valid & Rotate 17 bits (CF, r/m16) right CL times. \\
\hline C1/3 ib & RCR r/m16, imm8 & C & Valid & Valid & Rotate 17 bits (CF, r/m16) right imm8 times. \\
\hline D1/3 & RCR r/m32, 1 & A & Valid & Valid & Rotate 33 bits (CF, r/m32) right once. Uses a 6 bit count. \\
\hline REX.W + D1 /3 & RCR r/m64, 1 & A & Valid & N.E. & Rotate 65 bits (CF, r/m64) right once. Uses a 6 bit count. \\
\hline D3 /3 & RCR r/m32, CL & B & Valid & Valid & Rotate 33 bits (CF, r/m32) right CL times. \\
\hline REX.W + D3 /3 & RCR r/m64, CL & B & Valid & N.E. & Rotate 65 bits (CF, r/m64) right CL times. Uses a 6 bit count. \\
\hline C1/3 ib & RCR r/m32, imm8 & C & Valid & Valid & Rotate 33 bits (CF, r/m32) right imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /3 } \\
& \text { ib }
\end{aligned}
\] & RCR r/m64, imm8 & C & Valid & N.E. & Rotate 65 bits (CF, r/m64) right imm8 times. Uses a 6 bit count. \\
\hline DO /0 & ROL r/m8, 1 & A & Valid & Valid & Rotate 8 bits \(\mathrm{r} / \mathrm{m} 8\) left once. \\
\hline REX + DO /0 & ROL r/m8*, 1 & A & Valid & N.E. & Rotate 8 bits r/m8 left once \\
\hline D2 10 & ROL \(\mathrm{r} / \mathrm{m8}\), CL & B & Valid & Valid & Rotate 8 bits r/m8 left CL times. \\
\hline REX + D2 /0 & ROL r/m8*, CL & B & Valid & N.E. & Rotate 8 bits r/m8 left CL times. \\
\hline co /0 ib & ROL r/m8, imm8 & C & Valid & Valid & Rotate 8 bits r/m8left imm8 times. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode** & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline REX + CO /0 ib & ROL r/m8*, imm8 & C & Valid & N.E. & Rotate 8 bits r/m8left imm8 times. \\
\hline D1 /0 & ROL r/m16, 1 & A & Valid & Valid & Rotate 16 bits r/m16 left once. \\
\hline D3 /0 & ROL r/m16, CL & B & Valid & Valid & Rotate 16 bits r/m16 left CL times. \\
\hline C1 /0 ib & ROL r/m16, imm8 & C & Valid & Valid & Rotate 16 bits r/m16 left imm8 times. \\
\hline D1 /0 & ROL r/m32, 1 & A & Valid & Valid & Rotate 32 bits r/m32 left once. \\
\hline REX.W + D1 /0 & ROL r/m64, 1 & A & Valid & N.E. & Rotate 64 bits r/m64 left once. Uses a 6 bit count. \\
\hline D3 /0 & ROL r/m32, CL & B & Valid & Valid & Rotate 32 bits r/m32 left CL times. \\
\hline REX.W + D3 /0 & ROL r/m64, CL & B & Valid & N.E. & Rotate 64 bits r/m64 left CL times. Uses a 6 bit count. \\
\hline C1 /0 ib & ROL r/m32, imm8 & C & Valid & Valid & Rotate 32 bits r/m32 left imm8 times. \\
\hline C1 /0 ib & ROL r/m64, imm8 & C & Valid & N.E. & Rotate 64 bits r/m64 left imm8 times. Uses a 6 bit count. \\
\hline D0 /1 & ROR r/m8, 1 & A & Valid & Valid & Rotate 8 bits r/m8 right once. \\
\hline REX + DO /1 & ROR r/m8*, 1 & A & Valid & N.E. & Rotate 8 bits r/m8 right once. \\
\hline D2 /1 & ROR r/m8, CL & B & Valid & Valid & Rotate 8 bits r/m8 right CL times. \\
\hline REX + D2 /1 & ROR r/m8*, CL & B & Valid & N.E. & Rotate 8 bits r/m8 right CL times. \\
\hline CO /1 ib & ROR r/m8, imm8 & C & Valid & Valid & Rotate 8 bits r/m16 right imm8 times. \\
\hline REX + CO /1 ib & ROR r/m8*, imm8 & C & Valid & N.E. & Rotate 8 bits r/m16 right imm8 times. \\
\hline D1 /1 & ROR r/m16, 1 & A & Valid & Valid & Rotate 16 bits r/m16 right once. \\
\hline D3 /1 & ROR r/m16, CL & B & Valid & Valid & Rotate 16 bits r/m16 right CL times. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode** & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline C1 /1 ib & ROR r/m16, imm8 & C & Valid & Valid & Rotate 16 bits r/m16 right imm8 times. \\
\hline D1 /1 & ROR r/m32, 1 & A & Valid & Valid & Rotate 32 bits r/m32 right once. \\
\hline REX.W + D1 /1 & ROR r/m64, 1 & A & Valid & N.E. & Rotate 64 bits r/m64 right once. Uses a 6 bit count. \\
\hline D3 /1 & ROR r/m32, CL & B & Valid & Valid & Rotate 32 bits r/m32 right CL times. \\
\hline REX.W + D3 /1 & ROR r/m64, CL & B & Valid & N.E. & Rotate 64 bits r/m64 right CL times. Uses a 6 bit count. \\
\hline C1 /1 ib & ROR r/m32, imm8 & C & Valid & Valid & Rotate 32 bits r/m32 right imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /1 } \\
& \text { ib }
\end{aligned}
\] & ROR r/m64, imm8 & C & Valid & N.E. & Rotate 64 bits r/m64 right imm8 times. Uses a 6 bit count. \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
** See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (w) & 1 & NA & NA \\
\(B\) & ModRM:r/m (w) & \(\mathrm{CL}(r)\) & NA & NA \\
C & ModRM:r/m (w) & imm8 & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Shifts (rotates) the bits of the first operand (destination operand) the number of bit positions specified in the second operand (count operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the count operand is an unsigned integer that can be an immediate or a value in the CL register. In legacy and compatibility mode, the processor restricts the count to a number between 0 and 31 by masking all the bits in the count operand except the 5 least-significant bits.

The rotate left (ROL) and rotate through carry left (RCL) instructions shift all the bits toward more-significant bit positions, except for the most-significant bit, which is rotated to the least-significant bit location. The rotate right (ROR) and rotate through
carry right (RCR) instructions shift all the bits toward less significant bit positions, except for the least-significant bit, which is rotated to the most-significant bit location.

The RCL and RCR instructions include the CF flag in the rotation. The RCL instruction shifts the CF flag into the least-significant bit and shifts the most-significant bit into the CF flag. The RCR instruction shifts the CF flag into the most-significant bit and shifts the least-significant bit into the CF flag. For the ROL and ROR instructions, the original value of the CF flag is not a part of the result, but the CF flag receives a copy of the bit that was shifted from one end to the other.

The OF flag is defined only for the 1-bit rotates; it is undefined in all other cases (except that a zero-bit rotate does nothing, that is affects no flags). For left rotates, the OF flag is set to the exclusive OR of the CF bit (after the rotate) and the mostsignificant bit of the result. For right rotates, the OF flag is set to the exclusive OR of the two most-significant bits of the result.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Use of REX.W promotes the first operand to 64 bits and causes the count operand to become a 6-bit counter.

\section*{IA-32 Architecture Compatibility}

The 8086 does not mask the rotation count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the rotation count to 5 bits, resulting in a maximum count of 31 . This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

\section*{Operation}
(* RCL and RCR instructions *)
SIZE \(\leftarrow\) OperandSize;
CASE (determine count) OF
SIZE \(\leftarrow\) 8: \(\quad\) tempCOUNT \(\leftarrow\) (COUNT AND 1FH) MOD 9;
SIZE \(\leftarrow\) 16: tempCOUNT \(\leftarrow(\) COUNT AND 1FH) MOD 17;
SIZE \(\leftarrow\) 32: \(\quad\) tempCOUNT \(\leftarrow\) COUNT AND 1FH;
SIZE \(\leftarrow\) 64: \(\quad\) tempCOUNT \(\leftarrow\) COUNT AND 3FH;
ESAC;
(* RCL instruction operation *)
WHILE (tempCOUNT \(\neq 0\) )
DO
tempCF \(\leftarrow M S B(D E S T) ;\)
DEST \(\leftarrow(\) DEST \(* 2)+\) CF;
CF \(\leftarrow\) tempCF;
tempCOUNT \(\leftarrow\) tempCOUNT - 1;
OD;

ELIHW;
IF COUNT = 1
THEN OF \(\leftarrow\) MSB(DEST) XOR CF;
ELSE OF is undefined;
FI;
```

(* RCR instruction operation *)
IF COUNT = 1
THEN OF \leftarrowMSB(DEST) XOR CF;
ELSE OF is undefined;
FI;
WHILE (tempCOUNT = 0)
DO
tempCF }\leftarrow\textrm{LSB}(\textrm{SRC})
DEST \leftarrow (DEST / 2) + (CF * 2 SIZE);
CF}\leftarrow\mathrm{ tempCF;
tempCOUNT }\leftarrow\mathrm{ tempCOUNT - 1;
OD;

```
(* ROL and ROR instructions *)
IF OperandSize = 64
    THEN COUNTMASK = 3FH;
    ELSE COUNTMASK = 1FH;
Fl ;
(* ROL instruction operation *)
IF (COUNT \& COUNTMASK) > 0 (* Prevents updates to CF *)
        tempCOUNT \(\leftarrow\) (COUNT MOD SIZE)
    WHILE (tempCOUNT \(\neq 0\) )
        DO
            tempCF \(\leftarrow M S B(D E S T) ;\)
            DEST \(\leftarrow(\) DEST \(* 2)+\) tempCF;
            tempCOUNT \(\leftarrow\) tempCOUNT - 1;
        OD;
    ELIHW;
    CF \(\leftarrow \operatorname{LSB}(D E S T)\);
    IF COUNT = 1
            THEN OF \(\leftarrow\) MSB(DEST) XOR CF;
            ELSE OF is undefined;
    Fl ;
FI ;
```

(* ROR instruction operation *)
IF (COUNT \& COUNTMASK) > 0 (* Prevents updates to CF *)
tempCOUNT $\leftarrow$ (COUNT MOD SIZE)
WHILE (tempCOUNT $\neq 0$ )
DO
tempCF $\leftarrow \mathrm{LSB}(\mathrm{SRC})$;
DEST $\leftarrow($ DEST $/ 2)+\left(\right.$ tempCF $\left.* 2^{\text {SIZE }}\right)$;
tempCOUNT $\leftarrow$ tempCOUNT - 1;
OD;
ELIHW;
CF $\leftarrow M S B(D E S T) ;$
IF COUNT = 1
THEN OF $\leftarrow$ MSB(DEST) XOR MSB - 1(DEST);
ELSE OF is undefined;
Fl ;
Fl ;

```

\section*{Flags Affected}

The CF flag contains the value of the bit shifted into it. The OF flag is affected only for single-bit rotates (see "Description" above); it is undefined for multi-bit rotates. The SF, ZF, AF, and PF flags are not affected.

Protected Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If the source operand is located in a non-writable segment. \\
If a memory operand effective address is outside the CS, DS,
\end{tabular} \\
& \begin{tabular}{l} 
ES, FS, or GS segment limit. \\
If the DS, ES, FS, or GS register contains a NULL segment \\
selector.
\end{tabular} \\
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the CS, DS, \\
ES, FS, or GS segment limit.
\end{tabular} \\
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\begin{tabular}{ll} 
\#GP(0) & If the source operand is located in a nonwritable segment. \\
& If the memory address is in a non-canonical form. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{RCPPS—Compute Reciprocals of Packed Single-Precision Floating-} Point Values
\begin{tabular}{|llll}
\hline \begin{tabular}{l} 
Opcode*/ \\
Instruction
\end{tabular} & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support \\
OF \(53 / r\)
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag \\
RCPPS xmm1, xmm2/m128
\end{tabular}
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD computation of the approximate reciprocals of the four packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD singleprecision floating-point operation.
The relative error for this approximation is:
|Relative Error \(\mid \leq 1.5 * 2^{-12}\)
The RCPPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0 , an \(\infty\) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). Tiny results are always flushed to 0.0 , with the sign of the operand. (Input values greater than or equal to \(\mid 1.11111111110100000000000 \mathrm{~B} * 2^{125}\) | are guaranteed to not produce tiny
results; input values less than or equal to |1.00000000000110000000001B*2 \({ }^{126} \mid\) are guaranteed to produce tiny results, which are in turn flushed to 0.0; and input values in between this range may or may not produce tiny results, depending on the implementation.) When a source value is an SNaN or QNaN , the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

\section*{Operation}

RCPPS (128-bit Legacy SSE version)
DEST[31:0] \(\leftarrow\) APPROXIMATE(1/SRC[31:0])
DEST[63:32] < APPROXIMATE(1/SRC[63:32])
DEST[95:64] < APPROXIMATE(1/SRC[95:64])
DEST[127:96] < APPROXIMATE(1/SRC[127:96])
DEST[VLMAX-1:128] (Unmodified)
VRCPPS (VEX. 128 encoded version)
DEST[31:0] \(\leftarrow\) APPROXIMATE(1/SRC[31:0])
DEST[63:32] < APPROXIMATE(1/SRC[63:32])
DEST[95:64] < APPROXIMATE(1/SRC[95:64])
DEST[127:96] \& APPROXIMATE(1/SRC[127:96])
DEST[VLMAX-1:128] \(\leftarrow 0\)

VRCPPS (VEX. 256 encoded version)
DEST[31:0] \& APPROXIMATE(1/SRC[31:0])
DEST[63:32] \& APPROXIMATE(1/SRC[63:32])
DEST[95:64] < APPROXIMATE(1/SRC[95:64])
DEST[127:96] < APPROXIMATE(1/SRC[127:96])
DEST[159:128] < APPROXIMATE(1/SRC[159:128])
DEST[191:160] < APPROXIMATE(1/SRC[191:160])
DEST[223:192] \& APPROXIMATE(1/SRC[223:192])DEST[255:224] \(\leftarrow\) APPROXIMATE(1/SRC[255:224])
Intel C/C++ Compiler Intrinsic Equivalent
RCCPS __m128 _mm_rcp_ps(__m128 a)
RCPPS __m256 _mm256_rcp_ps (__m256 a);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.vvvv != 1111B.

\section*{RCPSS-Compute Reciprocal of Scalar Single-Precision Floating-Point} Values
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & Feature Flag & Description \\
\hline \[
\begin{aligned}
& \text { F3 OF } 53 \text { /r } \\
& \text { RCPSS xmm1, xmm2/m32 }
\end{aligned}
\] & A & V/V & SSE & Computes the approximate reciprocal of the scalar single-precision floatingpoint value in \(x \mathrm{~mm} 2 / \mathrm{m} 32\) and stores the result in xmm1. \\
\hline VEX.NDS.LIG.F3.OF.WIG 53 /r VRCPSS xmm1, xmm2, xmm3/m32 & B & V/V & AVX & Computes the approximate reciprocal of the scalar single-precision floatingpoint value in \(\mathrm{xmm} 3 / \mathrm{m} 32\) and stores the result in xmm1. Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32]. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Computes of an approximate reciprocal of the low single-precision floating-point value in the source operand (second operand) and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

The relative error for this approximation is:
|Relative Error \(\mid \leq 1.5 * 2^{-12}\)
The RCPSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0 , an \(\infty\) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). Tiny results
are always flushed to 0.0 , with the sign of the operand. (Input values greater than or equal to |1.11111111110100000000000B*2 \({ }^{125}\) | are guaranteed to not produce tiny results; input values less than or equal to \(\left|1.00000000000110000000001 \mathrm{~B} * 2^{126}\right|\) are guaranteed to produce tiny results, which are in turn flushed to 0.0; and input values in between this range may or may not produce tiny results, depending on the implementation.) When a source value is an SNaN or QNaN , the SNaN is converted to a QNaN or the source QNaN is returned.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

RCPSS (128-bit Legacy SSE version)
DEST[31:0] \(\leftarrow\) APPROXIMATE(1/SRC[31:0])
DEST[VLMAX-1:32] (Unmodified)
VRCPSS (VEX. 128 encoded version)
DEST[31:0] \& APPROXIMATE(1/SRC2[31:0])
DEST[127:32] \(\leftarrow\) SRC1[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalent
RCPSS __m128 _mm_rcp_ss(__m128 a)

\section*{SIMD Floating-Point Exceptions}

None.

\section*{Other Exceptions}

See Exceptions Type 5.

\section*{RDMSR-Read from Model Specific Register}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
VF 32
\end{tabular} & RDMSR
\end{tabular}

NOTES:
* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Reads the contents of a 64-bit model specific register (MSR) specified in the ECX register into registers EDX:EAX. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The EDX register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) If fewer than 64 bits are implemented in the MSR being read, the values returned to EDX:EAX in unimplemented bit locations are undefined.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception \#GP(0) will be generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception.

The MSRs control functions for testability, execution tracing, performance-monitoring, and machine check errors. Appendix B, "Model-Specific Registers (MSRs)," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, lists all the MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.

The CPUID instruction should be used to determine whether MSRs are supported (CPUID.01H:EDX[5] = 1) before using this instruction.

\section*{IA-32 Architecture Compatibility}

The MSRs and the ability to read them with the RDMSR instruction were introduced into the IA-32 Architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception \#UD.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 22 of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for more information about the behavior of this instruction in VMX non-root operation.

Operation
EDX:EAX \(\leftarrow M S R[E C X] ;\)
Flags Affected
None.

\section*{Protected Mode Exceptions}
\#GP(0) If the current privilege level is not 0.
If the value in ECX specifies a reserved or unimplemented MSR address.
\#UD If the LOCK prefix is used.

\section*{Real-Address Mode Exceptions}
\begin{tabular}{ll} 
\#GP & \begin{tabular}{l} 
If the value in ECX specifies a reserved or unimplemented MSR \\
address.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Virtual-8086 Mode Exceptions
\#GP(0) The RDMSR instruction is not recognized in virtual-8086 mode.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

64-Bit Mode Exceptions
\#GP(0) If the current privilege level is not 0 .
If the value in ECX or RCX specifies a reserved or unimplemented MSR address.
\#UD If the LOCK prefix is used.

\title{
RDPMC-Read Performance-Monitoring Counters
}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF 33 & RDPMC & A & Valid & Valid & \begin{tabular}{l} 
Read performance- \\
monitoring counter
\end{tabular} \\
& & & & & \begin{tabular}{l} 
specified by ECX into \\
EDX:EAX.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

The EAX register is loaded with the low-order 32 bits. The EDX register is loaded with the supported high-order bits of the counter. The number of high-order bits loaded into EDX is implementation specific on processors that do no support architectural performance monitoring. The width of fixed-function and general-purpose performance counters on processors supporting architectural performance monitoring are reported by CPUID OAH leaf. See below for the treatment of the EDX register for "fast" reads.

The ECX register selects one of two type of performance counters, specifies the index relative to the base of each counter type, and selects "fast" read mode if supported. The two counter types are :
- General-purpose or special-purpose performance counters: The number of general-purpose counters is model specific if the processor does not support architectural performance monitoring, see Chapter 30 of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B. Special-purpose counters are available only in selected processor members, see Section 30.13, 30.14 of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B. This counter type is selected if ECX[30] is clear.
- Fixed-function performance counter. The number fixed-function performance counters is enumerated by CPUID 0AH leaf. See Chapter 30 of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B. This counter type is selected if ECX[30] is set.

ECX[29:0] specifies the index. The width of general-purpose performance counters are 40-bits for processors that do not support architectural performance monitoring counters. The width of special-purpose performance counters are implementation specific. The width of fixed-function performance counters and general-purpose performance counters on processor supporting architectural performance monitoring are reported by CPUID OAH leaf.

Table 4-12 lists valid indices of the general-purpose and special-purpose performance counters according to the derived DisplayFamily_DisplayModel values of CPUID encoding for each processor family (see CPUID instruction in Chapter 3, "Instruction Set Reference, A-M" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A).

Table 4-12. Valid General and Special Purpose Performance Counter Index Range for RDPMC
\begin{tabular}{|c|c|c|c|}
\hline Processor Family & DisplayFamily_Display Model/ Other Signatures & Valid PMC Index Range & Generalpurpose Counters \\
\hline P6 & \[
\begin{aligned}
& \text { 06H_01H, 06H_03H, } \\
& \text { 06H_05H, } 06 \mathrm{H} \_06 \mathrm{H}, \\
& \text { 06H_07H, } 06 \mathrm{H} \_08 \mathrm{H}, \\
& \text { 06H_OAH, } 06 \mathrm{H} \_0 \mathrm{HH}
\end{aligned}
\] & 0,1 & 0,1 \\
\hline Pentium \({ }^{\circledR}\) 4, Intel \({ }^{\circledR}\) Xeon processors & \[
\begin{aligned}
& \text { OFH_OOH, OFH_01H, } \\
& \text { OFH_O2H }
\end{aligned}
\] & \(\geq 0\) and \(\leq 17\) & \(\geq 0\) and \(\leq 17\) \\
\hline Pentium 4, Intel Xeon processors & ( OFH _03H, OFH_04H, OFH_O6H) and ( L 3 is absent) & \(\geq 0\) and \(\leq 17\) & \(\geq 0\) and \(\leq 17\) \\
\hline Pentium M processors & 06H_09H, 06H_ODH & 0,1 & 0,1 \\
\hline 64-bit Intel Xeon processors with L3 & OFH_03H, OFH_04H) and ( L 3 is present) & \(\geq 0\) and \(\leq 25\) & \(\geq 0\) and \(\leq 17\) \\
\hline \begin{tabular}{l}
Intel \({ }^{\circledR}\) Core \({ }^{\text {m }}\) Solo and Intel \({ }^{\circledR}\) \\
Core \({ }^{\text {m }}\) Duo processors, Dual-core Intel \({ }^{\circledR}\) Xeon \({ }^{\circledR}\) processor LV
\end{tabular} & 06H_OEH & 0,1 & 0,1 \\
\hline Intel \({ }^{\circledR}\) Core \({ }^{\text {m" }} 2\) Duo processor, Intel Xeon processor 3000, 5100, 5300, 7300 Series -general-purpose PMC & 06H_OFH & 0,1 & 0,1 \\
\hline Intel Xeon processors 7100 series with L3 & ( \(\mathrm{OFH} \_06 \mathrm{H}\) ) and ( L 3 is present) & \(\geq 0\) and \(\leq 25\) & \(\geq 0\) and \(\leq 17\) \\
\hline Intel \({ }^{\circledR}\) Core \({ }^{\text {m" }} 2\) Duo processor family, Intel Xeon processor family - general-purpose PMC & 06H_17H & 0, 1 & 0,1 \\
\hline Intel Xeon processors 7400 series & (06H_1DH) & \(\geq 0\) and \(\leq 9\) & 0,1 \\
\hline Intel \({ }^{\circledR}\) Atom \({ }^{\text {mm }}\) processor family & 06H_1CH & 0,1 & 0,1 \\
\hline Intel \({ }^{\circledR}\) Core \({ }^{\text {mi }} 17\) processor, Intel Xeon processors 5500 series & 06H_1AH, 06H_1EH, 06H_1FH, 06H_2EH & 0-3 & 0, 1, 2, 3 \\
\hline
\end{tabular}

The Pentium 4 and Intel Xeon processors also support "fast" (32-bit) and "slow" (40-bit) reads on the first 18 performance counters. Selected this option using

ECX[31]. If bit 31 is set, RDPMC reads only the low 32 bits of the selected performance counter. If bit 31 is clear, all 40 bits are read. A 32 -bit result is returned in EAX and EDX is set to 0. A 32-bit read executes faster on Pentium 4 processors and Intel Xeon processors than a full 40-bit read.

On 64-bit Intel Xeon processors with L3, performance counters with indices 18-25 are 32 -bit counters. EDX is cleared after executing RDPMC for these counters. On Intel Xeon processor 7100 series with L3, performance counters with indices 18-25 are also 32-bit counters.

In Intel Core 2 processor family, Intel Xeon processor 3000, 5100, 5300 and 7400 series, the fixed-function performance counters are 40-bits wide; they can be accessed by RDMPC with ECX between from 4000_0000H and 4000_0002H.

On Intel Xeon processor 7400 series, there are eight 32-bit special-purpose counters addressable with indices 2-9, ECX[30]=0.

When in protected or virtual 8086 mode, the performance-monitoring counters enabled (PCE) flag in register CR4 restricts the use of the RDPMC instruction as follows. When the PCE flag is set, the RDPMC instruction can be executed at any privilege level; when the flag is clear, the instruction can only be executed at privilege level 0 . (When in real-address mode, the RDPMC instruction is always enabled.)

The performance-monitoring counters can also be read with the RDMSR instruction, when executing at privilege level 0 .

The performance-monitoring counters are event counters that can be programmed to count events such as the number of instructions decoded, number of interrupts received, or number of cache loads. Appendix A, "Performance Monitoring Events," in the InteI \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3B, lists the events that can be counted for various processors in the Intel 64 and IA-32 architecture families.

The RDPMC instruction is not a serializing instruction; that is, it does not imply that all the events caused by the preceding instructions have been completed or that events caused by subsequent instructions have not begun. If an exact event count is desired, software must insert a serializing instruction (such as the CPUID instruction) before and/or after the RDPMC instruction.

In the Pentium 4 and Intel Xeon processors, performing back-to-back fast reads are not guaranteed to be monotonic. To guarantee monotonicity on back-to-back reads, a serializing instruction must be placed between the two RDPMC instructions.

The RDPMC instruction can execute in 16-bit addressing mode or virtual-8086 mode; however, the full contents of the ECX register are used to select the counter, and the event count is stored in the full EAX and EDX registers. The RDPMC instruction was introduced into the IA-32 Architecture in the Pentium Pro processor and the Pentium processor with MMX technology. The earlier Pentium processors have performancemonitoring counters, but they must be read with the RDMSR instruction.

\section*{Operation}
(* Intel Core i7 processor family and Intel Xeon processor 3400, 5500 series*)
Most significant counter bit \((M S C B)=47\)
IF ((CR4.PCE \(=1)\) or \((C P L=0)\) or \((C R O . P E=0))\)
THEN IF (ECX[30] = 1 and ECX[29:0] in valid fixed-counter range)
EAX \(\leftarrow I A 32 \_F I X E D \_C T R(E C X)[30: 0] ;\)
EDX \(\leftarrow\) IA32_FIXED_CTR(ECX)[MSCB:32];
ELSE IF (ECX[30] = 0 and ECX[29:0] in valid general-purpose counter range)
EAX \(\leftarrow P M C(E C X[30: 0])[31: 0] ;\)
EDX \(\leftarrow\) PMC(ECX[30:0])[MSCB:32];
ELSE (* ECX is not valid or CR4.PCE is 0 and CPL is 1,2 , or 3 and CRO.PE is 1 *)
\#GP(0);
FI;
(* Intel Core 2 Duo processor family and Intel Xeon processor 3000, 5100, 5300, 7400 series*)
Most significant counter bit \((M S C B)=39\)
IF ((CR4.PCE \(=1)\) or \((C P L=0)\) or \((C R 0 . P E=0))\)
THEN IF (ECX[30] = 1 and ECX[29:0] in valid fixed-counter range)
EAX \(\leftarrow I A 32 \_F I X E D \_C T R(E C X)[30: 0] ;\)
EDX \(\leftarrow\) IA32_FIXED_CTR(ECX)[MSCB:32];
ELSE IF (ECX[30] = 0 and ECX[29:0] in valid general-purpose counter range)
EAX \(\leftarrow \mathrm{PMC}(E C X[30: 0])[31: 0] ;\)
EDX \(\leftarrow\) PMC(ECX[30:0])[MSCB:32];
ELSE IF (ECX[30] = 0 and ECX[29:0] in valid special-purpose counter range)
EAX \(\leftarrow\) PMC(ECX[30:0])[31:0]; (* 32-bit read *)
ELSE (* ECX is not valid or CR4.PCE is 0 and CPL is 1,2 , or 3 and CRO.PE is 1 *)
\#GP(0);
FI;
(* P6 family processors and Pentium processor with MMX technology *)
IF ( \(\mathrm{ECX}=0\) or 1\()\) and ( \((C R 4 . \mathrm{PCE}=1)\) or \((\mathrm{CPL}=0)\) or \((\mathrm{CRO} . \mathrm{PE}=0))\)
THEN
EAX \(\leftarrow \mathrm{PMC}(E C X)[31: 0] ;\)
EDX \(\leftarrow \mathrm{PMC}(E C X)[39: 32] ;\)
ELSE (* ECX is not 0 or 1 or CR4.PCE is 0 and CPL is 1,2 , or 3 and CRO.PE is 1 *)
\#GP(0);
FI;
(* Processors with CPUID family 15 *)
```

IF ((CR4.PCE = 1) or (CPL = 0) or (CRO.PE = 0))
THEN IF (ECX[30:0] = 0:17)
THEN IF ECX[31] = 0
THEN
EAX \leftarrow PMC(ECX[30:0])[31:0]; (* 40-bit read *)
EDX \leftarrowPMC(ECX[30:0])[39:32];
ELSE (* ECX[31] = 1*)
THEN
EAX \leftarrowPMC(ECX[30:0])[31:0]; (* 32-bit read *)
EDX \leftarrow0;
Fl;
ELSE IF (*64-bit Intel Xeon processor with L3 *)
THEN IF (ECX[30:0] = 18:25 )
EAX \leftarrowPMC(ECX[30:0])[31:0]; (* 32-bit read *)
EDX \leftarrow0;
Fl;
ELSE IF (*Intel Xeon processor 7100 series with L3 *)
THEN IF (ECX[30:0] = 18:25 )
EAX \leftarrowPMC(ECX[30:0])[31:0]; (* 32-bit read *)
EDX \leftarrow0;
Fl;
ELSE (* Invalid PMC index in ECX[30:0], see Table 4-15. *)
GP(0);
Fl;
ELSE (* CR4.PCE = 0 and (CPL = 1, 2, or 3) and CR0.PE = 1 *)
\#GP(0);
Fl;

```

Flags Affected
None.

\section*{Protected Mode Exceptions}
\#GP(0) If the current privilege level is not 0 and the PCE flag in the CR4 register is clear.
If an invalid performance counter index is specified (see Table 4-12).
(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0] is not within the valid range.
\#UD
If the LOCK prefix is used.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#GP & \begin{tabular}{l}
If an invalid performance counter index is specified (see Table 4-12). \\
(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0] is not within the valid range.
\end{tabular} \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#GP(0) & \begin{tabular}{l}
If the PCE flag in the CR4 register is clear. \\
If an invalid performance counter index is specified (see Table 4-12). \\
(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0] is not within the valid range.
\end{tabular} \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{Same exceptions as in protected mode.} \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \multirow[t]{2}{*}{\#GP(0)} & If the current privilege level is not 0 and the PCE flag in the CR4 register is clear. \\
\hline & If an invalid performance counter index is specified in ECX[30:0] (see Table 4-12). \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

RDRAND-Read Random Number
\begin{tabular}{|lllll|}
\hline Opcode*/ & \begin{tabular}{l} 
Op/ \\
En \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
OF C7 /6 & A & V/V & RDRAND & \begin{tabular}{l} 
Read a 16-bit random \\
number and store in the \\
destination register.
\end{tabular} \\
RDRAND r16 & A & V/V & RDRAND & \begin{tabular}{l} 
Read a 32-bit random \\
number and store in the \\
destination register.
\end{tabular} \\
OF C7 /6 & & & RDRAND & \begin{tabular}{l} 
Read a 64-bit random \\
number and store in the \\
destination register.
\end{tabular} \\
\hline REX.W + 0F C7 /6 & A & V/I & RDRAND \\
RDRAND r64 & & & \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads a hardware generated random value and store it in the destination register. The size of the random value is determined by the destination register size and operating mode. The Carry Flag indicates whether a random value is available at the time the instruction is executed. \(\mathrm{CF}=1\) indicates that the data in the destination is valid. Otherwise \(C F=0\) and the data in the destination operand will be returned as zeros for the specified width. All other flags are forced to 0 in either situation. Software must check the state of \(\mathrm{CF}=1\) for determining if a valid random value has been returned, otherwise it is expected to loop and retry execution of RDRAND (see Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, Section 7.3.18, "Random Number Generator Instruction").
This instruction is available at all privilege levels. For virtualization supporting lockstep operation, a virtualization control exists that allows the virtual machine monitor to trap on the instruction. "RDRAND exiting" will be controlled by bit 11 of the secondary processor-based VM-execution control. A VMEXIT due to RDRAND will have exit reason 57 (decimal).
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.B permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bit operands. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

IF HW_RND_GEN.ready = 1

\section*{THEN}

CASE of
osize is 64: DEST[63:0] \(\leftarrow H W \_R N D \_G E N . d a t a ;\)
osize is 32: DEST[31:0] \(\leftarrow H W \_R N D \_G E N . d a t a ;\)
osize is 16: DEST[15:0] \(\leftarrow H W \_R N D \_G E N . d a t a ;\)
ESAC
\(C F \leftarrow 1\);
ELSE
CASE of
osize is 64: DEST[63:0] \(\leftarrow 0\); osize is \(32: \operatorname{DEST}[31: 0] \leftarrow 0\); osize is \(16: \operatorname{DEST}[15: 0] \leftarrow 0\);

ESAC
\(C F \leftarrow 0 ;\)
FI
OF, SF, ZF, AF, PF \(\leftarrow 0 ;\)
Flags Affected
All flags are affected.

Intel C/C++ Compiler Intrinsic Equivalent
RDRAND int _rdrand16_step( unsigned short * );
RDRAND int _rdrand32_step( unsigned int *);
RDRAND int _rdrand64_step( unsigned __int64 *);
Protected Mode Exceptions
\#UD
If the LOCK prefix is used.
If the F2H or F3H prefix is used.
If CPUID. 01 H :ECX.RDRAND[bit 30] \(=0\).

\section*{Real-Address Mode Exceptions}

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

RDTSC-Read Time-Stamp Counter
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
VF 31
\end{tabular} & RDTSC
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the current value of the processor's time-stamp counter (a 64-bit MSR) into the EDX:EAX registers. The EDX register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.)

The processor monotonically increments the time-stamp counter MSR every clock cycle and resets it to 0 whenever the processor is reset. See "Time Stamp Counter" in Chapter 16 of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume \(3 B\), for specific details of the time stamp counter behavior.
When in protected or virtual 8086 mode, the time stamp disable (TSD) flag in register CR4 restricts the use of the RDTSC instruction as follows. When the TSD flag is clear, the RDTSC instruction can be executed at any privilege level; when the flag is set, the instruction can only be executed at privilege level 0 . (When in real-address mode, the RDTSC instruction is always enabled.)

The time-stamp counter can also be read with the RDMSR instruction, when executing at privilege level 0 .
The RDTSC instruction is not a serializing instruction. It does not necessarily wait until all previous instructions have been executed before reading the counter. Similarly, subsequent instructions may begin execution before the read operation is performed. If software requires RDTSC to be executed only after all previous instructions have completed locally, it can either use RDTSCP (if the processor supports that instruction) or execute the sequence LFENCE;RDTSC.
This instruction was introduced by the Pentium processor.
See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 22 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for more information about the behavior of this instruction in VMX non-root operation.

\section*{Operation}

IF \((C R 4 . T S D=0)\) or \((C P L=0)\) or \((C R 0 . P E=0)\)

THEN EDX:EAX \(\leftarrow\) TimeStampCounter;
ELSE (* CR4.TSD = 1 and (CPL = 1, 2, or 3) and CRO.PE = 1 *)
\#GP(0);
Fl ;

Flags Affected
None.

\section*{Protected Mode Exceptions}
\#GP(0) If the TSD flag in register CR4 is set and the CPL is greater than 0.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) If the TSD flag in register CR4 is set.
\#UD If the LOCK prefix is used.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}

Same exceptions as in protected mode.

\section*{RDTSCP-Read Time-Stamp Counter and Processor ID}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
OF 01 F9
\end{tabular} & RDTSCP
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the current value of the processor's time-stamp counter (a 64-bit MSR) into the EDX:EAX registers and also loads the IA32_TSC_AUX MSR (address
C000_0103H) into the ECX register. The EDX register is loaded with the high-order 32 bits of the IA32_TSC MSR; the EAX register is loaded with the low-order 32 bits of the IA32_TSC MSR; and the ECX register is loaded with the low-order 32-bits of IA32_TSC_AUX MSR. On processors that support the Intel 64 architecture, the highorder 32 bits of each of RAX, RDX, and RCX are cleared.

The processor monotonically increments the time-stamp counter MSR every clock cycle and resets it to 0 whenever the processor is reset. See "Time Stamp Counter" in Chapter 16 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for specific details of the time stamp counter behavior.

When in protected or virtual 8086 mode, the time stamp disable (TSD) flag in register CR4 restricts the use of the RDTSCP instruction as follows. When the TSD flag is clear, the RDTSCP instruction can be executed at any privilege level; when the flag is set, the instruction can only be executed at privilege level 0 . (When in realaddress mode, the RDTSCP instruction is always enabled.)

The RDTSCP instruction waits until all previous instructions have been executed before reading the counter. However, subsequent instructions may begin execution before the read operation is performed.
The presence of the RDTSCP instruction is indicated by CPUID leaf 80000001 H, EDX bit 27. If the bit is set to 1 then RDTSCP is present on the processor.
See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 22 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for more information about the behavior of this instruction in VMX non-root operation.

\section*{Operation}

IF \((C R 4 . T S D=0)\) or \((C P L=0)\) or \((C R O . P E=0)\)
THEN
EDX:EAX \(\leftarrow\) TimeStampCounter;ECX \(\leftarrow\) IA32_TSC_AUX[31:0];
    ELSE (* CR4.TSD = 1 and (CPL = 1, 2, or 3) and CRO.PE = 1 *)
        \#GP(0);
FI;
Flags Affected
None.
Protected Mode Exceptions
\#GP(0) If the TSD flag in register CR4 is set and the CPL is greater than
    0.
\#UD If the LOCK prefix is used.
    If CPUID. \(80000001 \mathrm{H}:\) EDX.RDTSCP[bit 27] \(=0\).
Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.If CPUID. \(80000001 \mathrm{H}:\) EDX.RDTSCP[bit 27] \(=0\).
Virtual-8086 Mode Exceptions
\#GP(0) If the TSD flag in register CR4 is set.
\#UD If the LOCK prefix is used.If CPUID. \(80000001 \mathrm{H}:\) EDX.RDTSCP[bit 27] \(=0\).
Compatibility Mode ExceptionsSame exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

REP/REPE/REPZ/REPNE/REPNZ-Repeat String Operation Prefix
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline F3 6C & REP INS m8, DX & A & Valid & Valid & Input (E)CX bytes from port DX into ES:[(E)DI]. \\
\hline F3 6C & REP INS m8, DX & A & Valid & N.E. & Input RCX bytes from port DX into [RDI]. \\
\hline F3 6D & REP INS m16, DX & A & Valid & Valid & Input (E)CX words from port DX into ES:[(E)DI.] \\
\hline F3 6D & REP INS m32, DX & A & Valid & Valid & Input (E)CX doublewords from port DX into ES:[(E)DI]. \\
\hline F3 6D & REP INS r/m32, DX & A & Valid & N.E. & Input RCX default size from port DX into [RDI]. \\
\hline F3 A4 & REP MOVS m8, m8 & A & Valid & Valid & Move (E)CX bytes from DS:[(E)SI] to ES:[(E)DI]. \\
\hline F3 REX.W A4 & REP MOVS m8, m8 & A & Valid & N.E. & Move RCX bytes from [RSI] to [RDI]. \\
\hline F3 A5 & REP MOVS m16, m16 & A & Valid & Valid & Move (E)CX words from DS:[(E)SI] to ES:[(E)DI]. \\
\hline F3 A5 & REP MOVS m32, m32 & A & Valid & Valid & Move (E)CX doublewords from DS:[(E)SI] to ES:[(E)DI]. \\
\hline F3 REX.W A5 & REP MOVS m64, m64 & A & Valid & N.E. & Move RCX quadwords from [RSI] to [RDI]. \\
\hline F3 6E & REP OUTS DX, r/m8 & A & Valid & Valid & Output (E)CX bytes from DS:[(E)SI] to port DX. \\
\hline F3 REX.W 6E & REP OUTS DX, r/m8* & A & Valid & N.E. & Output RCX bytes from [RSI] to port DX. \\
\hline F3 6F & REP OUTS DX, r/m16 & A & Valid & Valid & Output (E)CX words from DS:[(E)SI] to port DX. \\
\hline F3 6F & REP OUTS DX, r/m32 & A & Valid & Valid & Output (E)CX doublewords from DS:[(E)SI] to port DX. \\
\hline F3 REX.W 6F & REP OUTS DX, r/m32 & A & Valid & N.E. & Output RCX default size from [RSI] to port DX. \\
\hline F3 AC & REP LODS AL & A & Valid & Valid & Load (E)CX bytes from DS:[(E)SI] to AL. \\
\hline F3 REX.W AC & REP LODS AL & A & Valid & N.E. & Load RCX bytes from [RSI] to AL. \\
\hline F3 AD & REP LODS AX & A & Valid & Valid & Load (E)CX words from DS:[(E)SI] to AX. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline F3 AD & REP LODS EAX & A & Valid & Valid & Load (E)CX doublewords from DS:[(E)SI] to EAX. \\
\hline F3 REX.W AD & REP LODS RAX & A & Valid & N.E. & Load RCX quadwords from [RSI] to RAX. \\
\hline F3 AA & REP STOS m8 & A & Valid & Valid & Fill (E)CX bytes at ES:[(E)DI] with AL. \\
\hline F3 REX.W AA & REP STOS m8 & A & Valid & N.E. & Fill RCX bytes at [RDI] with AL. \\
\hline F3 AB & REP STOS m16 & A & Valid & Valid & Fill (E)CX words at ES:[(E)DI] with \(A X\). \\
\hline F3 AB & REP STOS m32 & A & Valid & Valid & Fill (E)CX doublewords at ES:[(E)DI] with EAX. \\
\hline F3 REX.W AB & REP STOS m64 & A & Valid & N.E. & Fill RCX quadwords at [RDI] with RAX. \\
\hline F3 A6 & REPE CMPS m8, m8 & A & Valid & Valid & Find nonmatching bytes in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F3 REX.W A6 & REPE CMPS m8, m8 & A & Valid & N.E. & Find non-matching bytes in [RDI] and [RSI]. \\
\hline F3 A7 & REPE CMPS m16, m16 & A & Valid & Valid & Find nonmatching words in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F3 A7 & REPE CMPS m32, m32 & A & Valid & Valid & Find nonmatching doublewords in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F3 REX.W A7 & REPE CMPS m64, m64 & A & Valid & N.E. & Find non-matching quadwords in [RDI] and [RSI]. \\
\hline F3 AE & REPE SCAS m8 & A & Valid & Valid & Find non-AL byte starting at ES:[(E)DI]. \\
\hline F3 REX.W AE & REPE SCAS m8 & A & Valid & N.E. & Find non-AL byte starting at [RDI]. \\
\hline F3 AF & REPE SCAS m16 & A & Valid & Valid & Find non-AX word starting at ES:[(E)DI]. \\
\hline F3 AF & REPE SCAS m32 & A & Valid & Valid & Find non-EAX doubleword starting at ES:[(E)DI]. \\
\hline F3 REX.W AF & REPE SCAS m64 & A & Valid & N.E. & Find non-RAX quadword starting at [RDI]. \\
\hline F2 A6 & REPNE CMPS m8, m8 & A & Valid & Valid & Find matching bytes in ES:[(E)DI] and DS:[(E)SI]. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit
Mode & Compat/ Leg Mode & Description \\
\hline F2 REX.W A6 & REPNE CMPS m8, m8 & A & Valid & N.E. & Find matching bytes in [RDI] and [RSI]. \\
\hline F2 A7 & REPNE CMPS m16, m16 & A & Valid & Valid & Find matching words in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F2 A7 & REPNE CMPS m32, m32 & A & Valid & Valid & Find matching doublewords in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F2 REX.W A7 & REPNE CMPS m64, m64 & A & Valid & N.E. & Find matching doublewords in [RDI] and [RSI]. \\
\hline F2 AE & REPNE SCAS m8 & A & Valid & Valid & Find \(A L\), starting at ES:[(E)DI]. \\
\hline F2 REX.W AE & REPNE SCAS m8 & A & Valid & N.E. & Find AL, starting at [RDI]. \\
\hline F2 AF & REPNE SCAS m16 & A & Valid & Valid & Find \(A X\), starting at ES:[(E)DI]. \\
\hline F2 AF & REPNE SCAS m32 & A & Valid & Valid & Find \(E A X\), starting at ES:[(E)DI]. \\
\hline F2 REX.W AF & REPNE SCAS m64 & A & Valid & N.E. & Find RAX, starting at [RDI]. \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Repeats a string instruction the number of times specified in the count register or until the indicated condition of the ZF flag is no longer met. The REP (repeat), REPE (repeat while equal), REPNE (repeat while not equal), REPZ (repeat while zero), and REPNZ (repeat while not zero) mnemonics are prefixes that can be added to one of the string instructions. The REP prefix can be added to the INS, OUTS, MOVS, LODS, and STOS instructions, and the REPE, REPNE, REPZ, and REPNZ prefixes can be added to the CMPS and SCAS instructions. (The REPZ and REPNZ prefixes are synonymous forms of the REPE and REPNE prefixes, respectively.) The behavior of the REP prefix is undefined when used with non-string instructions.

The REP prefixes apply only to one string instruction at a time. To repeat a block of instructions, use the LOOP instruction or another looping construct. All of these repeat prefixes cause the associated instruction to be repeated until the count in register is decremented to 0 . See Table 4-13.

Table 4-13. Repeat Prefixes
\begin{tabular}{|l|l|l|}
\hline Repeat Prefix & Termination Condition 1* & Termination Condition 2 \\
\hline REP & RCX or \((E) C X=0\) & None \\
REPE/REPZ & RCX or \((E) C X=0\) & \(Z F=0\) \\
REPNE/REPNZ & RCX or \((E) C X=0\) & \(Z F=1\) \\
\hline
\end{tabular}

NOTES:
* Count register is CX, ECX or RCX by default, depending on attributes of the operating modes.

The REPE, REPNE, REPZ, and REPNZ prefixes also check the state of the ZF flag after each iteration and terminate the repeat loop if the ZF flag is not in the specified state. When both termination conditions are tested, the cause of a repeat termination can be determined either by testing the count register with a JECXZ instruction or by testing the ZF flag (with a JZ, JNZ, or JNE instruction).

When the REPE/REPZ and REPNE/REPNZ prefixes are used, the ZF flag does not require initialization because both the CMPS and SCAS instructions affect the ZF flag according to the results of the comparisons they make.
A repeating string operation can be suspended by an exception or interrupt. When this happens, the state of the registers is preserved to allow the string operation to be resumed upon a return from the exception or interrupt handler. The source and destination registers point to the next string elements to be operated on, the EIP register points to the string instruction, and the ECX register has the value it held following the last successful iteration of the instruction. This mechanism allows long string operations to proceed without affecting the interrupt response time of the system.

When a fault occurs during the execution of a CMPS or SCAS instruction that is prefixed with REPE or REPNE, the EFLAGS value is restored to the state prior to the execution of the instruction. Since the SCAS and CMPS instructions do not use EFLAGS as an input, the processor can resume the instruction after the page fault handler.

Use the REP INS and REP OUTS instructions with caution. Not all I/O ports can handle the rate at which these instructions execute. Note that a REP STOS instruction is the fastest way to initialize a large block of memory.
In 64-bit mode, the operand size of the count register is associated with the address size attribute. Thus the default count register is RCX; REX.W has no effect on the address size and the count register. In 64-bit mode, if 67 H is used to override address size attribute, the count register is ECX and any implicit source/destination operand will use the corresponding 32-bit index register. See the summary chart at the beginning of this section for encoding data and limits.
```

Operation
IF AddressSize = 16
THEN
Use CX for CountReg;
Implicit Source/Dest operand for memory use of SI/DI;
ELSE IF AddressSize = 64
THEN Use RCX for CountReg;
Implicit Source/Dest operand for memory use of RSI/RDI;
ELSE
Use ECX for CountReg;
Implicit Source/Dest operand for memory use of ESI/EDI;
Fl;
WHILE CountReg = 0
DO
Service pending interrupts (if any);
Execute associated string instruction;
CountReg \leftarrow (CountReg-1);
IF CountReg = 0
THEN exit WHILE loop; Fl;
IF (Repeat prefix is REPZ or REPE) and (ZF = 0)
or (Repeat prefix is REPNZ or REPNE) and (ZF = 1)
THEN exit WHILE loop; FI;
OD;

```

\section*{Flags Affected}

None; however, the CMPS and SCAS instructions do set the status flags in the EFLAGS register.

Exceptions (All Operating Modes)
Exceptions may be generated by an instruction associated with the prefix.

\section*{64-Bit Mode Exceptions}
\#GP(0) If the memory address is in a non-canonical form.

\section*{RET-Return from Procedure}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode* & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline C3 & RET & A & Valid & Valid & Near return to calling procedure. \\
\hline CB & RET & A & Valid & Valid & Far return to calling procedure. \\
\hline C2 iw & RET imm16 & B & Valid & Valid & Near return to calling procedure and pop imm16 bytes from stack. \\
\hline CA iw & RET imm16 & B & Valid & Valid & Far return to calling procedure and pop imm16 bytes from stack. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
B & imm16 & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Transfers program control to a return address located on the top of the stack. The address is usually placed on the stack by a CALL instruction, and the return is made to the instruction that follows the CALL instruction.

The optional source operand specifies the number of stack bytes to be released after the return address is popped; the default is none. This operand can be used to release parameters from the stack that were passed to the called procedure and are no longer needed. It must be used when the CALL instruction used to switch to a new procedure uses a call gate with a non-zero word count to access the new procedure. Here, the source operand for the RET instruction must specify the same number of bytes as is specified in the word count field of the call gate.
The RET instruction can be used to execute three different types of returns:
- Near return - A return to a calling procedure within the current code segment (the segment currently pointed to by the CS register), sometimes referred to as an intrasegment return.
- Far return - A return to a calling procedure located in a different segment than the current code segment, sometimes referred to as an intersegment return.
- Inter-privilege-level far return - A far return to a different privilege level than that of the currently executing program or procedure.

The inter-privilege-level return type can only be executed in protected mode. See the section titled "Calling Procedures Using Call and RET" in Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for detailed information on near, far, and inter-privilege-level returns.

When executing a near return, the processor pops the return instruction pointer (offset) from the top of the stack into the EIP register and begins program execution at the new instruction pointer. The CS register is unchanged.

When executing a far return, the processor pops the return instruction pointer from the top of the stack into the EIP register, then pops the segment selector from the top of the stack into the CS register. The processor then begins program execution in the new code segment at the new instruction pointer.

The mechanics of an inter-privilege-level far return are similar to an intersegment return, except that the processor examines the privilege levels and access rights of the code and stack segments being returned to determine if the control transfer is allowed to be made. The DS, ES, FS, and GS segment registers are cleared by the RET instruction during an inter-privilege-level return if they refer to segments that are not allowed to be accessed at the new privilege level. Since a stack switch also occurs on an inter-privilege level return, the ESP and SS registers are loaded from the stack.

If parameters are passed to the called procedure during an inter-privilege level call, the optional source operand must be used with the RET instruction to release the parameters on the return. Here, the parameters are released both from the called procedure's stack and the calling procedure's stack (that is, the stack being returned to).
In 64-bit mode, the default operation size of this instruction is the stack-address size, i.e. 64 bits.

\section*{Operation}
```

(* Near return *)
IF instruction = near return
THEN;
IF OperandSize = 32
THEN
IF top 4 bytes of stack not within stack limits
THEN \#SS(0); Fl;
EIP $\leftarrow \operatorname{Pop}() ;$
ELSE
IF OperandSize $=64$
THEN
IF top 8 bytes of stack not within stack limits
THEN \#SS(0); Fl;
RIP $\leftarrow \operatorname{Pop}()$;
ELSE (* OperandSize = 16 *)

```
```

    IF top 2 bytes of stack not within stack limits
        THEN #SS(0); Fl;
        tempEIP }\leftarrow\operatorname{Pop();
        tempEIP \leftarrow tempEIP AND 0000FFFFFH;
        IF tempEIP not within code segment limits
            THEN #GP(0); FI;
        EIP }\leftarrow\mathrm{ tempEIP;
        FI;
        FI;
    IF instruction has immediate operand
    THEN (* Release parameters from stack *)
        IF StackAddressSize = 32
            THEN
                ESP}\leftarrowESP + SRC
            ELSE
                IF StackAddressSize = 64
                    THEN
                    RSP}\leftarrowRSP + SRC
                    ELSE (* StackAddressSize = 16 *)
                    SP}\leftarrowSP+SRC
            FI;
        FI;
    FI;
    Fl;
(* Real-address mode or virtual-8086 mode *)
IF ((PE=0) or (PE = 1 AND VM = 1)) and instruction = far return
THEN
IF OperandSize = 32
THEN
IF top 8 bytes of stack not within stack limits
THEN \#SS(0); FI;
EIP }\leftarrow\textrm{Pop();
CS \leftarrowPop(); (* 32-bit pop, high-order 16 bits discarded *)
ELSE (* OperandSize = 16 *)
IF top 4 bytes of stack not within stack limits
THEN \#SS(0); FI;
tempEIP \leftarrow Pop();
tempEIP \leftarrow tempEIP AND 0000FFFFH;
IF tempEIP not within code segment limits
THEN \#GP(0); FI;
EIP }\leftarrow\mathrm{ tempEIP;
CS}\leftarrow\operatorname{Pop(); (* 16-bit pop *)

```
```

    FI;
    IF instruction has immediate operand
    THEN (* Release parameters from stack *)
        SP}\leftarrowSP+(SRC AND FFFFH)
    FI;
    FI;
(* Protected mode, not virtual-8086 mode *)
IF (PE = 1 and VM = 0 and IA32_EFER.LMA = 0) and instruction = far return
THEN
IF OperandSize = 32
THEN
IF second doubleword on stack is not within stack limits
THEN \#SS(0); FI;
ELSE (* OperandSize = 16 *)
IF second word on stack is not within stack limits
THEN \#SS(0); FI;
Fl;
IF return code segment selector is NULL
THEN \#GP(0); FI;
IF return code segment selector addresses descriptor beyond descriptor table limit
THEN \#GP(selector); FI;
Obtain descriptor to which return code segment selector points from descriptor table;
IF return code segment descriptor is not a code segment
THEN \#GP(selector); FI;
IF return code segment selector RPL < CPL
THEN \#GP(selector); FI;
IF return code segment descriptor is conforming
and return code segment DPL > return code segment selector RPL
THEN \#GP(selector); FI;
IF return code segment descriptor is non-conforming and return code
segment DPL = return code segment selector RPL
THEN \#GP(selector); FI;
IF return code segment descriptor is not present
THEN \#NP(selector); FI:
IF return code segment selector RPL > CPL
THEN GOTO RETURN-OUTER-PRIVILEGE-LEVEL;
ELSE GOTO RETURN-TO-SAME-PRIVILEGE-LEVEL;
Fl;
FI;
RETURN-SAME-PRIVILEGE-LEVEL:
If the return instruction pointer is not within the return code segment limit
THEN \#GP(0); FI;

```
```

IF OperandSize = 32
THEN
$\mathrm{EIP} \leftarrow \operatorname{Pop}() ;$
CS $\leftarrow$ Pop(); (* 32-bit pop, high-order 16 bits discarded *)
ELSE (* OperandSize = 16 *)
EIP $\leftarrow \operatorname{Pop}() ;$
EIP $\leftarrow$ EIP AND 0000FFFFFH;
CS $\leftarrow$ Pop(); (* 16-bit pop *)
Fl ;
IF instruction has immediate operand
THEN (* Release parameters from stack *)
IF StackAddressSize = 32
THEN
$\mathrm{ESP} \leftarrow \mathrm{ESP}+\mathrm{SRC}$;
ELSE (* StackAddressSize = 16 *)
$\mathrm{SP} \leftarrow \mathrm{SP}+\mathrm{SRC}$;
FI;
Fl ;

```

\section*{RETURN-OUTER-PRIVILEGE-LEVEL:}

If top (16 + SRC) bytes of stack are not within stack limits (OperandSize = 32)
or top \((8+\mathrm{SRC})\) bytes of stack are not within stack limits (OperandSize \(=16\) )
THEN \#SS(0); FI;
Read return segment selector;
IF stack segment selector is NULL
THEN \#GP(0); FI;
IF return stack segment selector index is not within its descriptor table limits
THEN \#GP(selector); FI;
Read segment descriptor pointed to by return segment selector;
IF stack segment selector RPL \(\neq\) RPL of the return code segment selector
or stack segment is not a writable data segment
or stack segment descriptor DPL \(\neq\) RPL of the return code segment selector
THEN \#GP(selector); Fl;
IF stack segment not present
THEN \#SS(StackSegmentSelector); Fl;
If the return instruction pointer is not within the return code segment limit THEN \#GP(0); FI;
CPL \(\leftarrow\) ReturnCodeSegmentSelector(RPL);
IF OperandSize = 32
THEN
\(\mathrm{EIP} \leftarrow \operatorname{Pop}() ;\)
CS \(\leftarrow\) Pop(); (* 32-bit pop, high-order 16 bits discarded; segment descriptor loaded *) CS(RPL) \(\leftarrow\) CPL;
```

    IF instruction has immediate operand
        THEN (* Release parameters from called procedure's stack *)
            IF StackAddressSize = 32
            THEN
                ESP}\leftarrowESP + SRC
            ELSE (* StackAddressSize = 16 *)
                        SP}\leftarrowSP+SRC
                FI;
    FI;
    tempESP }\leftarrow\mathrm{ Pop();
    tempSS \leftarrow Pop(); (* 32-bit pop, high-order 16 bits discarded; seg. descriptor loaded *)
    ESP \leftarrowtempESP;
    SS \leftarrowtempSS;
    ELSE (* OperandSize = 16 *)
EIP }\leftarrow\textrm{Pop();
EIP \leftarrow EIP AND 0000FFFFFH;
CS }\leftarrowPOp(); (* 16-bit pop; segment descriptor loaded *)
CS(RPL) \leftarrowCPL;
IF instruction has immediate operand
THEN (* Release parameters from called procedure's stack *)
IF StackAddressSize = 32
THEN
ESP}\leftarrowESP + SRC
ELSE (* StackAddressSize = 16 *)
SP}\leftarrow\textrm{SP}+\textrm{SRC}
FI;
Fl;
tempESP }\leftarrow\mathrm{ Pop();
tempSS \leftarrow Pop(); (* 16-bit pop; segment descriptor loaded *)
ESP \leftarrow tempESP;
SS }\leftarrow\mathrm{ tempSS;
FI;
FOR each of segment register (ES, FS, GS, and DS)
DO
IF segment register points to data or non-conforming code segment
and CPL > segment descriptor DPL (* DPL in hidden part of segment register *)
THEN SegmentSelector \leftarrow0; (* Segment selector invalid *)
FI;
OD;
IF instruction has immediate operand
THEN (* Release parameters from calling procedure's stack *)

```
```

IF StackAddressSize = 32
THEN
ESP \leftarrow ESP + SRC;
ELSE (* StackAddressSize = 16 *)
SP}\leftarrow\textrm{SP}+\textrm{SRC}
FI;

```

Fl ;
    IF (PE = 1 and VM = 0 and IA32_EFER.LMA = 1) and instruction = far return
        THEN
        IF OperandSize = 32
            THEN
                IF second doubleword on stack is not within stack limits
                    THEN \#SS(0); Fl;
            IF first or second doubleword on stack is not in canonical space
                    THEN \#SS(0); FI;
        ELSE
            IF OperandSize = 16
                    THEN
                    If second word on stack is not within stack limits
                    THEN \#SS(0); Fl;
                        If first or second word on stack is not in canonical space
                    THEN \#SS(0); Fl;
                ELSE (* OperandSize = 64 *)
                                    If first or second quadword on stack is not in canonical space
                                    THEN \#SS(0); Fl;
            FI
        Fl;

IF return code segment selector is NULL
THEN GP(0); FI;
IF return code segment selector addresses descriptor beyond descriptor table limit
THEN GP(selector); FI;
IF return code segment selector addresses descriptor in non-canonical space
THEN GP(selector); FI;
Obtain descriptor to which return code segment selector points from descriptor table;
IF return code segment descriptor is not a code segment
THEN \#GP(selector); FI;
IF return code segment descriptor has L-bit = 1 and D-bit = 1
THEN \#GP(selector); Fl;
IF return code segment selector RPL < CPL
THEN \#GP(selector); fl;
IF return code segment descriptor is conforming
and return code segment DPL > return code segment selector RPL THEN \#GP(selector); FI;
IF return code segment descriptor is non-conforming
and return code segment DPL \(\neq\) return code segment selector RPL
THEN \#GP(selector); FI;
IF return code segment descriptor is not present
THEN \#NP(selector); FI:
IF return code segment selector RPL > CPL
THEN GOTO IA-32E-MODE-RETURN-OUTER-PRIVILEGE-LEVEL; ELSE GOTO IA-32E-MODE-RETURN-SAME-PRIVILEGE-LEVEL;
Fl ;
FI ;
IA-32E-MODE-RETURN-SAME-PRIVILEGE-LEVEL:
If the return instruction pointer is not within the return code segment limit THEN \#GP(0); Fl;
IF the return instruction pointer is not within canonical address space
THEN \#GP(0); Fl;
IF OperandSize \(=32\)
THEN
EIP \(\leftarrow \operatorname{Pop}() ;\)
CS \(\leftarrow \operatorname{Pop}()\); (* 32-bit pop, high-order 16 bits discarded *)
ELSE
IF OperandSize = 16
THEN
EIP \(\leftarrow \mathrm{Pop}() ;\)
EIP \(\leftarrow\) EIP AND 0000FFFFFH;
CS \(\leftarrow\) Pop(); (* 16-bit pop *)
ELSE (* OperandSize = 64 *) RIP \(\leftarrow \mathrm{Pop}()\);
CS \(\leftarrow\) Pop(); (* 64-bit pop, high-order 48 bits discarded *)
FI;
FI;
IF instruction has immediate operand
THEN (* Release parameters from stack *)
IF StackAddressSize = 32
THEN
ESP \(\leftarrow E S P+S R C ;\)
ELSE
IF StackAddressSize = 16
THEN
\(\mathrm{SP} \leftarrow \mathrm{SP}+\mathrm{SRC}\);
ELSE (* StackAddressSize = 64 *)
\[
\mathrm{RSP} \leftarrow \mathrm{RSP}+\mathrm{SRC} ;
\]

FI;
Fl ;
Fl ;
IA-32E-MODE-RETURN-OUTER-PRIVILEGE-LEVEL:
If top ( \(16+\) SRC) bytes of stack are not within stack limits (OperandSize \(=32\) )
or top ( \(8+\mathrm{SRC}\) ) bytes of stack are not within stack limits (OperandSize \(=16\) )
THEN \#SS(0); FI;
IF top (16 + SRC) bytes of stack are not in canonical address space (OperandSize = 32)
or top ( \(8+\mathrm{SRC}\) ) bytes of stack are not in canonical address space (OperandSize \(=16\) )
or top ( \(32+\) SRC) bytes of stack are not in canonical address space (OperandSize \(=64\) )
THEN \#SS(0); FI;
Read return stack segment selector;
IF stack segment selector is NULL
THEN
IF new CS descriptor L-bit = 0 THEN \#GP(selector);
IF stack segment selector RPL \(=3\) THEN \#GP(selector);

Fl ;
IF return stack segment descriptor is not within descriptor table limits THEN \#GP(selector); FI;
IF return stack segment descriptor is in non-canonical address space THEN \#GP(selector); FI;
Read segment descriptor pointed to by return segment selector;
IF stack segment selector RPL \(\neq\) RPL of the return code segment selector
or stack segment is not a writable data segment
or stack segment descriptor DPL \(\neq\) RPL of the return code segment selector
THEN \#GP(selector); Fl;
IF stack segment not present
THEN \#SS(StackSegmentSelector); Fl;
If the return instruction pointer is not within the return code segment limit THEN \#GP(0); FI:
IF the return instruction pointer is not within canonical address space
THEN \#GP(0); FI;
CPL \(\leftarrow\) ReturnCodeSegmentSelector(RPL);
IF OperandSize = 32

\section*{THEN}

EIP \(\leftarrow \operatorname{Pop}() ;\)
CS \(\leftarrow\) Pop(); (* 32-bit pop, high-order 16 bits discarded, segment descriptor loaded *)
CS(RPL) \(\leftarrow\) CPL;
IF instruction has immediate operand
```

    THEN (* Release parameters from called procedure's stack *)
    IF StackAddressSize = 32
        THEN
            ESP}\leftarrowESP+SRC
        ELSE
                IF StackAddressSize = 16
                    THEN
                    SP}\leftarrow\textrm{SP}+\textrm{SRC}
                ELSE (* StackAddressSize = 64 *)
                        RSP}\leftarrowRSP + SRC
                Fl;
    Fl;
    Fl;
    tempESP \leftarrowPop();
    tempSS \leftarrowPop(); (* 32-bit pop, high-order 16 bits discarded, segment descriptor loaded *)
    ESP \leftarrowtempESP;
    SS}\leftarrow\mathrm{ tempSS;
    ELSE
IF OperandSize = 16
THEN
EIP}\leftarrowPop()
EIP}\leftarrowEIP AND 0000FFFFH
CS}\leftarrowP\textrm{Pop(); (* 16-bit pop; segment descriptor loaded *)
CS(RPL) \leftarrowCPL;
IF instruction has immediate operand
THEN (* Release parameters from called procedure's stack *)
IF StackAddressSize = 32
THEN
ESP \leftarrowESP + SRC;
ELSE
IF StackAddressSize = 16
THEN
SP}\leftarrow\textrm{SP}+\textrm{SRC}
ELSE (* StackAddressSize = 64 *)
RSP }\leftarrow\textrm{RSP}+\textrm{SRC}
Fl;
FI;
Fl;
tempESP \leftarrowPop();
tempSS \leftarrowPop(); (* 16-bit pop; segment descriptor loaded *)
ESP \leftarrowtempESP;
SS }\leftarrow\mathrm{ tempSS;
ELSE (* OperandSize = 64 *)

```
```

RIP}\leftarrow\textrm{Pop}()
CS}\leftarrowPop(); (* 64-bit pop; high-order 48 bits discarded; seg. descriptor loaded *)
CS(RPL)}\leftarrow\textrm{CPL}
IF instruction has immediate operand
THEN (* Release parameters from called procedure's stack *)
RSP}\leftarrowRSP+SRC
Fl;
tempESP }\leftarrow\mathrm{ Pop();
tempSS \leftarrowPop(); (* 64-bit pop; high-order 48 bits discarded; seg. desc. loaded *)
ESP \leftarrowtempESP;
SS}\leftarrow\mathrm{ tempSS;
Fl;
FI;
FOR each of segment register (ES, FS, GS, and DS)
DO
IF segment register points to data or non-conforming code segment
and CPL > segment descriptor DPL; (* DPL in hidden part of segment register *)
THEN SegmentSelector \leftarrow0; (* SegmentSelector invalid *)
FI;
OD;
IF instruction has immediate operand
THEN (* Release parameters from calling procedure's stack *)
IF StackAddressSize = 32
THEN
ESP}\leftarrowESP+SRC
ELSE
IF StackAddressSize = 16
THEN
SP}\leftarrow\textrm{SP}+\textrm{SRC}
ELSE (* StackAddressSize = 64 *)
RSP}\leftarrowRSP+SRC
FI;
Fl;
Fl;
Flags Affected
None.

```

\section*{Protected Mode Exceptions}
```

\#GP(0)
If the return code or stack segment selector NULL.

```
\begin{tabular}{ll} 
& \begin{tabular}{l} 
If the return instruction pointer is not within the return code \\
segment limit
\end{tabular} \\
\#GP(selector) & If the RPL of the return code segment selector is less then the \\
CPL. \\
If the return code or stack segment selector index is not within \\
its descriptor table limits. \\
If the return code segment descriptor does not indicate a code \\
segment. \\
If the return code segment is non-conforming and the segment \\
selector's DPL is not equal to the RPL of the code segment's \\
segment selector
\end{tabular}

Real-Address Mode Exceptions
\#GP If the return instruction pointer is not within the return code segment limit
\#SS If the top bytes of stack are not within stack limits.

\section*{Virtual-8086 Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If the return instruction pointer is not within the return code \\
segment limit
\end{tabular} \\
\#SS(0) & If the top bytes of stack are not within stack limits. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If an unaligned memory access occurs when alignment checking \\
is enabled.
\end{tabular}
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same as 64-bit mode exceptions.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \#GP(0) & If the return instruction pointer is non-canonical. \\
\hline & If the return instruction pointer is not within the return code segment limit. \\
\hline & If the stack segment selector is NULL going back to compatibility mode. \\
\hline & If the stack segment selector is NULL going back to CPL3 64-bit mode. \\
\hline & If a NULL stack segment selector RPL is not equal to CPL going back to non-CPL3 64-bit mode. \\
\hline & If the return code segment selector is NULL. \\
\hline \multirow[t]{10}{*}{\#GP(selector)} & If the proposed segment descriptor for a code segment does not indicate it is a code segment. \\
\hline & If the proposed new code segment descriptor has both the D-bit and L-bit set. \\
\hline & If the DPL for a nonconforming-code segment is not equal to the RPL of the code segment selector. \\
\hline & If CPL is greater than the RPL of the code segment selector. \\
\hline & If the DPL of a conforming-code segment is greater than the return code segment selector RPL. \\
\hline & If a segment selector index is outside its descriptor table limits. \\
\hline & If a segment descriptor memory address is non-canonical. \\
\hline & If the stack segment is not a writable data segment. \\
\hline & If the stack segment descriptor DPL is not equal to the RPL of the return code segment selector. \\
\hline & If the stack segment selector RPL is not equal to the RPL of the return code segment selector. \\
\hline \multirow[t]{2}{*}{\#SS(0)} & If an attempt to pop a value off the stack violates the SS limit. \\
\hline & If an attempt to pop a value off the stack causes a non-canonical address to be referenced. \\
\hline \#NP(selector) & If the return code or stack segment is not present. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline
\end{tabular}

\section*{ROUNDPD - Round Packed Double Precision Floating-Point Values}
Opcode*/
Instruction
66 OF 3A \(09 /\) г ib
ROUNDPD xmm1, xmm2/m128,
imm8
\(\left.\begin{array}{llll}\begin{array}{ll}\text { Op/ } \\ \text { En }\end{array} & \begin{array}{l}\text { 64/32 bit } \\ \text { Mode } \\ \text { Support } \\ \text { A }\end{array} & \begin{array}{l}\text { CPUID } \\ \text { Feature } \\ \text { Flag } \\ \text { V/V }\end{array} & \begin{array}{l}\text { SSE4_1 }\end{array} \\ \text { A } & \text { V/V } & \begin{array}{l}\text { Round packed double } \\ \text { precision floating-point } \\ \text { values in } x m m 2 / m 128 \text { and } \\ \text { place the result in } x m m 1 . \\ \text { The rounding mode is } \\ \text { determined by imm8. }\end{array} \\ \text { A } & \text { V/V } & \text { AVX } & \begin{array}{l}\text { Round packed double- } \\ \text { precision floating-point } \\ \text { values in xmm2/m128 and } \\ \text { place the result in xmm1. } \\ \text { The rounding mode is } \\ \text { determined by imm8. }\end{array} \\ \text { Round packed double- } \\ \text { Precision floating-point } \\ \text { values in ymm2/m256 and } \\ \text { place the result in ymm1. } \\ \text { The rounding mode is }\end{array}\right]\)
\(\left.\begin{array}{llll}\begin{array}{ll}\text { Op/ } \\ \text { En }\end{array} & \begin{array}{l}\text { 64/32 bit } \\ \text { Mode } \\ \text { Support } \\ \text { A }\end{array} & \begin{array}{l}\text { CPUID } \\ \text { Feature } \\ \text { Flag } \\ \text { V/V }\end{array} & \begin{array}{l}\text { SSE4_1 }\end{array} \\ \text { A } & \text { V/V } & \begin{array}{l}\text { Round packed double } \\ \text { precision floating-point } \\ \text { values in } x m m 2 / m 128 \text { and } \\ \text { place the result in } x m m 1 . \\ \text { The rounding mode is } \\ \text { determined by imm8. }\end{array} \\ \text { A } & \text { V/V } & \text { AVX } & \begin{array}{l}\text { Round packed double- } \\ \text { precision floating-point } \\ \text { values in xmm2/m128 and } \\ \text { place the result in xmm1. } \\ \text { The rounding mode is } \\ \text { determined by imm8. }\end{array} \\ \text { Round packed double- } \\ \text { Precision floating-point } \\ \text { values in ymm2/m256 and } \\ \text { place the result in ymm1. } \\ \text { The rounding mode is }\end{array}\right]\)

VEX.128.66.0F3A.WIG 09 / \(/ \mathrm{ib}\) VROUNDPD xmm1, xmm2/m128, imm8

VEX.256.66.0F3A.WIG 09 / r ib VROUNDPD ymm1, ymm2/m256, imm8

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg \((w)\) & ModRM:r/m \((r)\) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Round the 2 double-precision floating-point values in the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the results in the destination operand (first operand). The rounding process rounds each input floating-point value to an integer value and returns the integer result as a single-precision floating-point value.
The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-14. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-14 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ' 1 then denormals will be converted to zero before rounding.

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.


Figure 4-14. Bit Control Fields of Immediate Byte for ROUNDxx Instruction

Table 4-14. Rounding Modes and Encoding of Rounding Control (RC) Field
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
Rounding \\
Mode
\end{tabular} & \begin{tabular}{l} 
RC field \\
Setting
\end{tabular} & Description \\
\hline \begin{tabular}{l} 
Round to \\
nearest (even)
\end{tabular} & 00B & \begin{tabular}{l} 
Rounded result is the closest to the infinitely precise result. If two \\
values are equally close, the result is the even value (i.e., the integer \\
value with the least-significant bit of zero).
\end{tabular} \\
\hline \begin{tabular}{l} 
Round down \\
(toward \(-\infty\) )
\end{tabular} & 01B & \begin{tabular}{l} 
Rounded result is closest to but no greater than the infinitely precise \\
result.
\end{tabular} \\
\hline \begin{tabular}{l} 
Round up \\
(toward \(+\infty\) )
\end{tabular} & 10B & \begin{tabular}{l} 
Rounded result is closest to but no less than the infinitely precise \\
result.
\end{tabular} \\
\hline \begin{tabular}{l} 
Round toward \\
zero (Truncate)
\end{tabular} & 11B & \begin{tabular}{l} 
Rounded result is closest to but no greater in absolute value than the \\
infinitely precise result.
\end{tabular} \\
\hline
\end{tabular}

\section*{Operation}

IF (imm[2] = ‘ 1 )
THEN // rounding mode is determined by MXCSR.RC DEST[63:0] < ConvertDPFPTolnteger_M(SRC[63:0]); DEST[127:64] < ConvertDPFPTolnteger_M(SRC[127:64]);

ELSE // rounding mode is determined by IMM8.RC DEST[63:0] < ConvertDPFPTolnteger_Imm(SRC[63:0]); DEST[127:64] <ConvertDPFPTolnteger_Imm(SRC[127:64]);
FI

ROUNDPD (128-bit Legacy SSE version)
DEST[63:0] < RoundTolnteger(SRC[63:0]], ROUND_CONTROL)
DEST[127:64] < RoundTolnteger(SRC[127:64]], ROUND_CONTROL)
DEST[VLMAX-1:128] (Unmodified)
```

VROUNDPD (VEX. 128 encoded version)
DEST[63:0] < RoundTolnteger(SRC[63:0]], ROUND_CONTROL)
DEST[127:64] \& RoundTolnteger(SRC[127:64]], ROUND_CONTROL)
DEST[VLMAX-1:128] $\leftarrow 0$
VROUNDPD (VEX. 256 encoded version)
DEST[63:0] \& RoundTolnteger(SRC[63:0], ROUND_CONTROL)
DEST[127:64] \& RoundTolnteger(SRC[127:64]], ROUND_CONTROL)
DEST[191:128] < RoundTolnteger(SRC[191:128]], ROUND_CONTROL)
DEST[255:192] $\leftarrow$ RoundTolnteger(SRC[255:192] ], ROUND_CONTROL)

```

Intel C/C++ Compiler Intrinsic Equivalent
__m128 _mm_round_pd(__m128d s1, int iRoundMode);
__m128 _mm_floor_pd(__m128d s1);
__m128 _mm_ceil_pd(__m128d s1)
__m256 _mm256_round_pd(__m256d s1, int iRoundMode);
__m256 _mm256_floor_pd(__m256d s1);
__m256 _mm256_ceil_pd(__m256d s1)

\section*{SIMD Floating-Point Exceptions}

Invalid (signaled only if SRC \(=\mathrm{SNaN}\) )
Precision (signaled only if imm[3] = '0; if imm[3] = '1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)
Note that Denormal is not signaled by ROUNDPD.
Other Exceptions
See Exceptions Type 2; additionally
\#UD If VEX.vvvv != 1111B.

\section*{ROUNDPS - Round Packed Single Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
66 OF 3A 08 \\
/rib \\
ROUNDPS xmm1, xmm2/m128, imm8
\end{tabular} & A & V/V & SSE4_1 & Round packed single precision floating-point values in \(x m m 2 / m 128\) and place the result in \(x m m 1\). The rounding mode is determined by imm8. \\
\hline VEX.128.66.0F3A.WIG \(08 /\ulcorner\) ib VROUNDPS \(x \mathrm{~mm} 1, \mathrm{xmm2} / \mathrm{m} 128\), imm8 & A & V/V & AVX & Round packed singleprecision floating-point values in \(x \mathrm{~mm} 2 / \mathrm{m} 128\) and place the result in xmm 1 . The rounding mode is determined by imm8. \\
\hline VEX.256.66.0F3A.WIG \(08 /\) / ib VROUNDPS ymm1, ymm2/m256, imm8 & A & V/V & AVX & Round packed singleprecision floating-point values in ymm2/m256 and place the result in ymm1. The rounding mode is determined by imm8. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Round the 4 single-precision floating-point values in the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the results in the destination operand (first operand). The rounding process rounds each input floating-point value to an integer value and returns the integer result as a single-precision floating-point value.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-14. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-14 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ' 1 then denormals will be converted to zero before rounding.

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

\section*{Operation}

IF (imm[2] = ' 1 )
THEN // rounding mode is determined by MXCSR.RC DEST[31:0] \& ConvertSPFPTolnteger_M(SRC[31:0]); DEST[63:32] < ConvertSPFPTolnteger_M(SRC[63:32]); DEST[95:64] < ConvertSPFPTolnteger_M(SRC[95:64]); DEST[127:96] < ConvertSPFPTolnteger_M(SRC[127:96]);
ELSE // rounding mode is determined by IMM8.RC DEST[31:0] < ConvertSPFPTolnteger_Imm(SRC[31:0]); DEST[63:32] < ConvertSPFPTolnteger_Imm(SRC[63:32]); DEST[95:64] < ConvertSPFPToInteger_Imm(SRC[95:64]); DEST[127:96] < ConvertSPFPTolnteger_Imm(SRC[127:96]);
FI;

\section*{ROUNDPS(128-bit Legacy SSE version)}

DEST[31:0] \& RoundTolnteger(SRC[31:0], ROUND_CONTROL) DEST[63:32] < RoundTolnteger(SRC[63:32], ROUND_CONTROL)
DEST[95:64] \(\leqslant\) RoundTolnteger(SRC[95:64]], ROUND_CONTROL) DEST[127:96] < RoundTolnteger(SRC[127:96]], ROUND_CONTROL) DEST[VLMAX-1:128] (Unmodified)

\section*{VROUNDPS (VEX. 128 encoded version)}

DEST[31:0] \(\leftarrow\) RoundTolnteger(SRC[31:0], ROUND_CONTROL) DEST[63:32] < RoundTolnteger(SRC[63:32], ROUND_CONTROL)
DEST[95:64] \(\leqslant\) RoundTolnteger(SRC[95:64]], ROUND_CONTROL)
DEST[127:96] < RoundTolnteger(SRC[127:96]], ROUND_CONTROL)
DEST[VLMAX-1:128] \(\leftarrow 0\)
```

VROUNDPS (VEX. 256 encoded version)
DEST[31:0] \& RoundTolnteger(SRC[31:0], ROUND_CONTROL)

```
```

DEST[63:32] < RoundTolnteger(SRC[63:32], ROUND_CONTROL)
DEST[95:64] < RoundTolnteger(SRC[95:64]], ROUND_CONTROL)
DEST[127:96] < RoundTolnteger(SRC[127:96]], ROUND_CONTROL)
DEST[159:128] < RoundTolnteger(SRC[159:128]], ROUND_CONTROL)
DEST[191:160] < RoundTolnteger(SRC[191:160]], ROUND_CONTROL)
DEST[223:192] < RoundTolnteger(SRC[223:192] ], ROUND_CONTROL)
DEST[255:224] < RoundTolnteger(SRC[255:224] ], ROUND_CONTROL)
Intel C/C++ Compiler Intrinsic Equivalent
__m128 _mm_round_ps(__m128 s1, int iRoundMode);
__m128 _mm_floor_ps(__m128 s1);
__m128 _mm_ceil_ps(__m128 s1)
__m256 _mm256_round_ps(__m256 s1, int iRoundMode);
__m256 _mm256_floor_ps(__m256 s1);
__m256 _mm256_ceil_ps(__m256 s1)

```

\section*{SIMD Floating-Point Exceptions}
```

Invalid (signaled only if $\mathrm{SRC}=\mathrm{SNaN}$ )
Precision (signaled only if imm[3] = '0; if imm[3] = '1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)
Note that Denormal is not signaled by ROUNDPS.

```

\section*{Other Exceptions}
```

See Exceptions Type 2; additionally
\#UD If VEX.vvvv != 1111B.

```

\section*{ROUNDSD - Round Scalar Double Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*I Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Flag & Description \\
\hline 66 OF 3A OB / \(/ \mathrm{ib}\) ROUNDSD xmm1, xmm2/m64, imm8 & A & V/V & SSE4_1 & Round the low packed double precision floatingpoint value in \(x \mathrm{~mm} 2 / \mathrm{m} 64\) and place the result in \(x m m 1\). The rounding mode is determined by imm8. \\
\hline VEX.NDS.LIG.66.0F3A.WIG OB /r ib VROUNDSD xmm1, xmm2, xmm3/m64, imm8 & B & V/V & AVX & Round the low packed double precision floatingpoint value in \(\mathrm{xmm} 3 / \mathrm{m} 64\) and place the result in xmm1. The rounding mode is determined by imm8. Upper packed double precision floating-point value (bits[127:64]) from \(x m m 2\) is copied to xmm1[127:64]. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & ModRM:r/m \((r)\) & imm8 & NA \\
B & ModRM:reg \((w)\) & VEX.vvvv \((r)\) & ModRM:r/m \((r)\) & NA \\
\hline
\end{tabular}

\section*{Description}

Round the DP FP value in the lower qword of the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the result in the destination operand (first operand). The rounding process rounds a double-precision floating-point input to an integer value and returns the integer result as a double precision floating-point value in the lowest position. The upper double precision floating-point value in the destination is retained.
The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-14. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-14 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ' 1 then denormals will be converted to zero before rounding.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

IF (imm[2] = ‘ 1 )
THEN // rounding mode is determined by MXCSR.RC DEST[63:0] \& ConvertDPFPTolnteger_M(SRC[63:0]);
ELSE // rounding mode is determined by IMM8.RC DEST[63:0] \(\leftarrow\) ConvertDPFPTolnteger_Imm(SRC[63:0]);
Fl ;
DEST[127:63] remains unchanged ;

\section*{ROUNDSD (128-bit Legacy SSE version)}

DEST[63:0] \& RoundTolnteger(SRC[63:0], ROUND_CONTROL)
DEST[VLMAX-1:64] (Unmodified)

\section*{VROUNDSD (VEX. 128 encoded version)}

DEST[63:0] \(\leftarrow\) RoundTolnteger(SRC2[63:0], ROUND_CONTROL)
DEST[127:64] \(\leqslant\) SRC1[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
ROUNDSD __m128d mm_round_sd(__m128d dst, __m128d s1, int iRoundMode);
__m128d mm_floor_sd(__m128d dst, __m128d s1);
__m128d mm_ceil_sd(__m128d dst, __m128d s1);

\section*{SIMD Floating-Point Exceptions}

Invalid (signaled only if \(\mathrm{SRC}=\mathrm{SNaN}\) )
Precision (signaled only if imm[3] = '0; if imm[3] = '1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)
Note that Denormal is not signaled by ROUNDSD.

\section*{Other Exceptions}

See Exceptions Type 3.

\section*{ROUNDSS - Round Scalar Single Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \mathrm{Op/} \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline 66 OF 3A 0A / r ib ROUNDSS xmm1, xmm2/m32, imm8 & A & V/V & SSE4_1 & Round the low packed single precision floating-point value in \(x m m 2 / m 32\) and place the result in \(x \mathrm{~mm} 1\). The rounding mode is determined by imm8. \\
\hline VEX.NDS.LIG.66.0F3A.WIG OA ib VROUNDSS xmm1, xmm2, xmm3/m32, imm8 & B & V/V & AVX & Round the low packed single precision floating-point value in \(x \mathrm{~mm} 3 / \mathrm{m} 32\) and place the result in xmm 1 . The rounding mode is determined by imm8. Also, upper packed single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32]. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
B & ModRM:reg \((w)\) & VEX.vvVv \((r)\) & ModRM:r/m \((r)\) & NA \\
\hline
\end{tabular}

\section*{Description}

Round the single-precision floating-point value in the lowest dword of the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the result in the destination operand (first operand). The rounding process rounds a single-precision floating-point input to an integer value and returns the result as a single-precision floating-point value in the lowest position. The upper three single-precision floating-point values in the destination are retained.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-14. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-14 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ' 1 then denormals will be converted to zero before rounding.
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

IF (imm[2] = ' 1 )
THEN // rounding mode is determined by MXCSR.RC DEST[31:0] \& ConvertSPFPTolnteger_M(SRC[31:0]);
ELSE // rounding mode is determined by IMM8.RC DEST[31:0] ↔ConvertSPFPTolnteger_Imm(SRC[31:0]);
FI;
DEST[127:32] remains unchanged;
ROUNDSS (128-bit Legacy SSE version)
DEST[31:0] \& RoundTolnteger(SRC[31:0], ROUND_CONTROL)
DEST[VLMAX-1:32] (Unmodified)
VROUNDSS (VEX. 128 encoded version)
DEST[31:0] \& RoundTolnteger(SRC2[31:0], ROUND_CONTROL)
DEST[127:32] \(\leftarrow\) SRC1[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
ROUNDSS __m128 mm_round_ss(__m128 dst, __m128 s1, int iRoundMode);
__m128 mm_floor_ss(__m128dst, __m128 s1);
__m128 mm_ceil_ss(__m128 dst, __m128 s1);

\section*{SIMD Floating-Point Exceptions}

Invalid (signaled only if SRC \(=\mathrm{SNaN}\) )
Precision (signaled only if imm[3] = 0 ; if imm[3] = '1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)
Note that Denormal is not signaled by ROUNDSS.

\section*{Other Exceptions}

See Exceptions Type 3.

RSM-Resume from System Management Mode
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF AA & RSM & A & Invalid & Valid & \begin{tabular}{l} 
Resume operation of \\
interrupted program.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Returns program control from system management mode (SMM) to the application program or operating-system procedure that was interrupted when the processor received an SMM interrupt. The processor's state is restored from the dump created upon entering SMM. If the processor detects invalid state information during state restoration, it enters the shutdown state. The following invalid information can cause a shutdown:
- Any reserved bit of CR4 is set to 1 .
- Any illegal combination of bits in CRO, such as (PG=1 and PE=0) or (NW=1 and \(C D=0\) ).
- (Intel Pentium and Intel486 \({ }^{\mathrm{TM}}\) processors only.) The value stored in the state dump base field is not a \(32-\) KByte aligned address.
The contents of the model-specific registers are not affected by a return from SMM.
The SMM state map used by RSM supports resuming processor context for non64 -bit modes and 64-bit mode.
See Chapter 26, "System Management," in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for more information about SMM and the behavior of the RSM instruction.

\section*{Operation}
```

ReturnFromSMM;
IF (IA-32e mode supported) or (CPUID DisplayFamily_DisplayModel = 06H_OCH )
THEN
ProcessorState \leftarrow Restore(SMMDump(IA-32e SMM STATE MAP));
Else
ProcessorState \leftarrow Restore(SMMDump(Non-32-Bit-Mode SMM STATE MAP));
FI

```
Flags Affected
All.
Protected Mode Exceptions
\#UDIf an attempt is made to execute this instruction when theprocessor is not in SMM.If the LOCK prefix is used.
Real-Address Mode Exceptions
Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

RSQRTPS-Compute Reciprocals of Square Roots of Packed SinglePrecision Floating-Point Values
\begin{tabular}{|llll}
\hline Opcode*/ & \begin{tabular}{l} 
Op/ \\
En \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support \\
V/V
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag \\
SSE
\end{tabular}
\end{tabular} \begin{tabular}{l} 
Description \\
RSQRTPS \(x m m 1, ~ x m m 2 / m 128\)
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD computation of the approximate reciprocals of the square roots of the four packed single-precision floating-point values in the source operand (second operand) and stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD single-precision floating-point operation.
The relative error for this approximation is:
|Relative Error \(\mid \leq 1.5 * 2^{-12}\)
The RSQRTPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0 , an \(\infty\) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a
source value is a negative value (other than -0.0), a floating-point indefinite is returned. When a source value is an SNaN or QNaN , the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

\section*{Operation}
```

RSQRTPS (128-bit Legacy SSE version)
DEST[31:0] < APPROXIMATE(1/SQRT(SRC[31:0]))
DEST[63:32] < APPROXIMATE(1/SQRT(SRC1[63:32]))
DEST[95:64] < APPROXIMATE(1/SQRT(SRC1[95:64]))
DEST[127:96] < APPROXIMATE(1/SQRT(SRC2[127:96]))
DEST[VLMAX-1:128] (Unmodified)

```
VRSQRTPS (VEX. 128 encoded version)
DEST[31:0] \& APPROXIMATE(1/SQRT(SRC[31:0]))
DEST[63:32] \& APPROXIMATE(1/SQRT(SRC1[63:32]))
DEST[95:64] \& APPROXIMATE(1/SQRT(SRC1[95:64]))
DEST[127:96] \& APPROXIMATE(1/SQRT(SRC2[127:96]))
DEST[VLMAX-1:128] \(\leftarrow 0\)
VRSQRTPS (VEX. 256 encoded version)
DEST[31:0] \& APPROXIMATE(1/SQRT(SRC[31:0]))
DEST[63:32] ↔ APPROXIMATE(1/SQRT(SRC1[63:32]))
DEST[95:64] \& APPROXIMATE(1/SQRT(SRC1[95:64]))
DEST[127:96] \(\leftarrow\) APPROXIMATE(1/SQRT(SRC2[127:96]))
DEST[159:128] \(\leftarrow\) APPROXIMATE(1/SQRT(SRC2[159:128]))
DEST[191:160] \& APPROXIMATE(1/SQRT(SRC2[191:160]))
DEST[223:192] < APPROXIMATE(1/SQRT(SRC2[223:192]))
DEST[255:224] \& APPROXIMATE(1/SQRT(SRC2[255:224]))
Intel C/C++ Compiler Intrinsic Equivalent
RSQRTPS __m128 _mm_rsqrt_ps(__m128 a)RSQRTPS __m256 _mm256_rsqrt_ps (__m256 a);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally\#UD If VEX.vvvv != 1111B.

\section*{RSQRTSS—Compute Reciprocal of Square Root of Scalar SinglePrecision Floating-Point Value}
\begin{tabular}{|lllll|}
\hline Opcode*/ \\
Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & \begin{tabular}{l} 
Description \\
F3 0F \(52 / r\) \\
RSQRTSS \(x m m 1, ~ x m m 2 / m 32 ~\)
\end{tabular}
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg \((w)\) & ModRM:r/m \((r)\) & NA & NA \\
B & ModRM:reg \((w)\) & VEX.vvVv \((r)\) & ModRM:r/m \((r)\) & NA \\
\hline
\end{tabular}

\section*{Description}

Computes an approximate reciprocal of the square root of the low single-precision floating-point value in the source operand (second operand) stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floatingpoint operation.
The relative error for this approximation is:
|Relative Error \(\mid \leq 1.5 * 2^{-12}\)
The RSQRTSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an \(\infty\) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a
source value is a negative value (other than -0.0), a floating-point indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

RSQRTSS (128-bit Legacy SSE version)
DEST[31:0] \(\leftarrow\) APPROXIMATE(1/SQRT(SRC2[31:0]))
DEST[VLMAX-1:32] (Unmodified)
VRSQRTSS (VEX. 128 encoded version)
DEST[31:0] \& APPROXIMATE(1/SQRT(SRC2[31:0]))
DEST[127:32] \(\leftarrow\) SRC1[31:0]
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalent
RSQRTSS __m128 _mm_rsqrt_ss(__m128 a)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5.

\section*{SAHF-Store AH into Flags}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
9E & SAHF & A & Invalid* & Valid & \begin{tabular}{l} 
Loads SF, ZF, AF, PF, and CF \\
from AH into EFLAGS \\
register.
\end{tabular} \\
& & & & & \\
\hline
\end{tabular}

NOTES:
* Valid in specific steppings. See Description section.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the SF, ZF, AF, PF, and CF flags of the EFLAGS register with values from the corresponding bits in the AH register (bits \(7,6,4,2\), and 0 , respectively). Bits 1, 3, and 5 of register AH are ignored; the corresponding reserved bits (1, 3, and 5 ) in the EFLAGS register remain as shown in the "Operation" section below.

This instruction executes as described above in compatibility mode and legacy mode. It is valid in 64-bit mode only if CPUID. 80000001 H :ECX.LAHF-SAHF[bit 0] \(=1\).

\section*{Operation}
```

IF IA-64 Mode
THEN
IF CPUID.80000001H.ECX[0] = 1;
THEN
RFLAGS(SF:ZF:0:AF:0:PF:1:CF) \leftarrow AH;
ELSE
\#UD;
FI
ELSE
EFLAGS(SF:ZF:O:AF:O:PF:1:CF) \leftarrow AH;
FI;

```

\section*{Flags Affected}

The \(S F, Z F, A F, P F\), and \(C F\) flags are loaded with values from the \(A H\) register. Bits 1, 3, and 5 of the EFLAGS register are unaffected, with the values remaining 1,0 , and 0 , respectively.
Protected Mode Exceptions None.
Real-Address Mode Exceptions None.
Virtual-8086 Mode Exceptions
None.
Compatibility Mode Exceptions
None.
64-Bit Mode Exceptions
\begin{tabular}{ll} 
\#UD & If CPUID. \(80000001 \mathrm{H} . E C X[0]=0\). \\
& If the LOCK prefix is used.
\end{tabular}

\section*{SAL/SAR/SHL/SHR-Shift}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode*** & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline D0 /4 & SAL r/m8, 1 & A & Valid & Valid & Multiply r/m8 by 2, once. \\
\hline REX + DO /4 & SAL r/m8**, 1 & A & Valid & N.E. & Multiply \(\mathrm{r} / \mathrm{m} 8\) by 2, once. \\
\hline D2 /4 & SAL r/m8, CL & B & Valid & Valid & Multiply r/m8 by 2, CL times. \\
\hline REX + D2 /4 & SAL r/m8**, CL & B & Valid & N.E. & Multiply \(\mathrm{r} / \mathrm{m8}\) by 2, CL times. \\
\hline CO /4 ib & SAL r/m8, imm8 & C & Valid & Valid & Multiply r/m8 by 2, imm8 times. \\
\hline REX + CO /4 ib & SAL r/m8**, imm8 & C & Valid & N.E. & Multiply r/m8 by 2, imm8 times. \\
\hline D1/4 & SAL r/m16, 1 & A & Valid & Valid & Multiply r/m16 by 2, once. \\
\hline D3 /4 & SAL r/m16, CL & B & Valid & Valid & Multiply r/m 16 by \(2, \mathrm{CL}\) times. \\
\hline C1/4 ib & SAL r/m16, imm8 & C & Valid & Valid & Multiply r/m16 by 2, imm8 times. \\
\hline D1 /4 & SAL r/m32, 1 & A & Valid & Valid & Multiply r/m32 by 2, once. \\
\hline REX.W + D1 /4 & SAL r/m64, 1 & A & Valid & N.E. & Multiply r/m64 by 2, once. \\
\hline D3 /4 & SAL r/m32, CL & B & Valid & Valid & Multiply r/m32 by 2, CL times. \\
\hline REX.W + D3 /4 & SAL r/m64, CL & B & Valid & N.E. & Multiply r/m64 by 2, CL times. \\
\hline C1/4 ib & SAL r/m32, imm8 & C & Valid & Valid & Multiply r/m32 by 2, imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /4 } \\
& \text { ib }
\end{aligned}
\] & SAL r/m64, imm8 & C & Valid & N.E. & Multiply r/m64 by 2, imm8 times. \\
\hline D0 77 & SAR r/m8, 1 & A & Valid & Valid & Signed divide* r/m8 by 2, once. \\
\hline REX + DO /7 & SAR r/m8**, 1 & A & Valid & N.E. & Signed divide* r/m8 by 2, once. \\
\hline D2 17 & SAR r/m8, CL & B & Valid & Valid & Signed divide* r/m8 by 2, CL times. \\
\hline REX + D2 17 & SAR r/m8**, CL & B & Valid & N.E. & Signed divide* \(\mathrm{r} / \mathrm{m} 8\) by 2, CL times. \\
\hline co /7 ib & SAR r/m8, imm8 & C & Valid & Valid & Signed divide* r/m8 by 2, imm8 time. \\
\hline REX + CO /7 ib & SAR r/m8**, imm8 & C & Valid & N.E. & Signed divide* \(r / m 8\) by 2, imm8 times. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit
Mode & Compat/ Leg Mode & Description \\
\hline D1/7 & SAR r/m16,1 & A & Valid & Valid & Signed divide* r/m16 by 2, once. \\
\hline D3 /7 & SAR r/m16, CL & B & Valid & Valid & Signed divide* r/m16 by 2, CL times. \\
\hline C1 /7 ib & SAR r/m16, imm8 & C & Valid & Valid & Signed divide* r/m16 by 2, imm8 times. \\
\hline D1/7 & SAR r/m32, 1 & A & Valid & Valid & Signed divide* r/m32 by 2, once. \\
\hline REX.W + D1 /7 & SAR r/m64, 1 & A & Valid & N.E. & Signed divide* r/m64 by 2, once. \\
\hline D3 /7 & SAR r/m32, CL & B & Valid & Valid & Signed divide* r/m32 by 2, CL times. \\
\hline REX.W + D3 /7 & SAR r/m64, CL & B & Valid & N.E. & Signed divide* r/m64 by 2, CL times. \\
\hline C1 /7 ib & SAR r/m32, imm8 & C & Valid & Valid & Signed divide* r/m32 by 2, imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /7 } \\
& \text { ib }
\end{aligned}
\] & SAR r/m64, imm8 & C & Valid & N.E. & Signed divide* \(/\) /m64 by 2, imm8 times \\
\hline DO /4 & SHL r/m8, 1 & A & Valid & Valid & Multiply r/m8 by 2, once. \\
\hline REX + DO /4 & SHL r/m8**, 1 & A & Valid & N.E. & Multiply r/m8 by 2, once. \\
\hline D2 /4 & SHL r/m8, CL & B & Valid & Valid & Multiply r/m8 by 2, CL times. \\
\hline REX + D2 /4 & SHL r/m8**, CL & B & Valid & N.E. & Multiply r/m8 by 2, CL times. \\
\hline CO /4 ib & SHL r/m8, imm8 & C & Valid & Valid & Multiply r/m8 by 2, imm8 times. \\
\hline REX + CO /4 ib & SHL r/m8**, imm8 & C & Valid & N.E. & Multiply r/m8 by 2, imm8 times. \\
\hline D1/4 & SHL r/m16,1 & A & Valid & Valid & Multiply r/m16 by 2, once. \\
\hline D3 /4 & SHL r/m16, CL & B & Valid & Valid & Multiply r/m16 by 2, CL times. \\
\hline C1/4 ib & SHL r/m16, imm8 & C & Valid & Valid & Multiply r/m16 by 2, imm8 times. \\
\hline D1/4 & SHL r/m32,1 & A & Valid & Valid & Multiply r/m32 by 2, once. \\
\hline REX.W + D1 /4 & SHL r/m64,1 & A & Valid & N.E. & Multiply r/m64 by 2, once. \\
\hline D3 /4 & SHL r/m32, CL & B & Valid & Valid & Multiply r/m32 by 2, CL times. \\
\hline REX.W + D3 /4 & SHL r/m64, CL & B & Valid & N.E. & Multiply r/m64 by 2, CL times. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline C1 /4 ib & SHL r/m32, imm8 & C & Valid & Valid & Multiply r/m32 by 2, imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /4 } \\
& \text { ib }
\end{aligned}
\] & SHL r/m64, imm8 & C & Valid & N.E. & Multiply r/m64 by 2, imm8 times. \\
\hline DO /5 & SHR r/m8,1 & A & Valid & Valid & Unsigned divide r/m8 by 2, once. \\
\hline REX + DO /5 & SHR r/m8**, 1 & A & Valid & N.E. & Unsigned divide r/m8 by 2, once. \\
\hline D2 15 & SHR r/m8, CL & B & Valid & Valid & Unsigned divide r/m8 by 2, CL times. \\
\hline REX + D2 /5 & SHR r/m8**, CL & B & Valid & N.E. & Unsigned divide r/m8 by 2, CL times. \\
\hline CO/5 ib & SHR r/m8, imm8 & C & Valid & Valid & Unsigned divide r/m8 by 2, imm8 times. \\
\hline REX + CO /5 ib & SHR r/m8**, imm8 & C & Valid & N.E. & Unsigned divide r/m8 by 2, imm8 times. \\
\hline D1/5 & SHR r/m16, 1 & A & Valid & Valid & Unsigned divide r/m16 by 2, once. \\
\hline D3 /5 & SHR r/m16, CL & B & Valid & Valid & Unsigned divide r/m16 by 2, CL times \\
\hline C1/5 ib & SHR r/m16, imm8 & C & Valid & Valid & Unsigned divide r/m16 by 2, imm8 times. \\
\hline D1/5 & SHR r/m32, 1 & A & Valid & Valid & Unsigned divide r/m32 by 2, once. \\
\hline REX.W + D1 /5 & SHR r/m64, 1 & A & Valid & N.E. & Unsigned divide r/m64 by 2, once. \\
\hline D3 /5 & SHR r/m32, CL & B & Valid & Valid & Unsigned divide r/m32 by 2, CL times. \\
\hline REX.W + D3 /5 & SHR r/m64, CL & B & Valid & N.E. & Unsigned divide r/m64 by 2, CL times. \\
\hline C1/5 ib & SHR r/m32, imm8 & C & Valid & Valid & Unsigned divide r/m32 by 2, imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /5 } \\
& \text { ib }
\end{aligned}
\] & SHR r/m64, imm8 & C & Valid & N.E. & Unsigned divide r/m64 by 2, imm8 times. \\
\hline
\end{tabular}

\section*{NOTES:}
* Not the same form of division as IDIV; rounding is toward negative infinity.
** In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).
***See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m \((r, w)\) & 1 & NA & NA \\
B & ModRM:r/m \((r, w)\) & \(\mathrm{CL}(r)\) & NA & NA \\
C & ModRM: \(: / \mathrm{m}(r, w)\) & imm8 & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). Bits shifted beyond the destination operand boundary are first shifted into the CF flag, then discarded. At the end of the shift operation, the CF flag contains the last bit shifted out of the destination operand.

The destination operand can be a register or a memory location. The count operand can be an immediate value or the CL register. The count is masked to 5 bits (or 6 bits if in 64-bit mode and REX.W is used). The count range is limited to 0 to 31 (or 63 if 64-bit mode and REX.W is used). A special opcode encoding is provided for a count of 1 .

The shift arithmetic left (SAL) and shift logical left (SHL) instructions perform the same operation; they shift the bits in the destination operand to the left (toward more significant bit locations). For each shift count, the most significant bit of the destination operand is shifted into the CF flag, and the least significant bit is cleared (see Figure 7-7 in the Inte \(® ® 64\) and IA-32 Architectures Software Developer's Manual, Volume 1).

The shift arithmetic right (SAR) and shift logical right (SHR) instructions shift the bits of the destination operand to the right (toward less significant bit locations). For each shift count, the least significant bit of the destination operand is shifted into the CF flag, and the most significant bit is either set or cleared depending on the instruction type. The SHR instruction clears the most significant bit (see Figure 7-8 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1); the SAR instruction sets or clears the most significant bit to correspond to the sign (most significant bit) of the original value in the destination operand. In effect, the SAR instruction fills the empty bit position's shifted value with the sign of the unshifted value (see Figure 7-9 in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1).

The SAR and SHR instructions can be used to perform signed or unsigned division, respectively, of the destination operand by powers of 2 . For example, using the SAR instruction to shift a signed integer 1 bit to the right divides the value by 2.
Using the SAR instruction to perform a division operation does not produce the same result as the IDIV instruction. The quotient from the IDIV instruction is rounded toward zero, whereas the "quotient" of the SAR instruction is rounded toward negative infinity. This difference is apparent only for negative numbers. For example, when the IDIV instruction is used to divide -9 by 4 , the result is -2 with a remainder of -1 . If the SAR instruction is used to shift -9 right by two bits, the result is -3 and the "remainder" is +3 ; however, the SAR instruction stores only the most significant bit of the remainder (in the CF flag).

The OF flag is affected only on 1-bit shifts. For left shifts, the OF flag is set to 0 if the most-significant bit of the result is the same as the CF flag (that is, the top two bits of the original operand were the same); otherwise, it is set to 1 . For the SAR instruction, the OF flag is cleared for all 1-bit shifts. For the SHR instruction, the OF flag is set to the most-significant bit of the original operand.

In 64-bit mode, the instruction's default operation size is 32 bits and the mask width for CL is 5 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64-bits and sets the mask width for CL to 6 bits. See the summary chart at the beginning of this section for encoding data and limits.

\section*{IA-32 Architecture Compatibility}

The 8086 does not mask the shift count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the shift count to 5 bits, resulting in a maximum count of 31 . This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

\section*{Operation}

IF 64-Bit Mode and using REX.W THEN countMASK \(\leftarrow 3\) FH;
ELSE countMASK \(\leftarrow 1\) FH;
FI
tempCOUNT \(\leftarrow\) (COUNT AND countMASK);
tempDEST \(\leftarrow\) DEST;
WHILE (tempCOUNT \(\neq 0\) )
DO
IF instruction is SAL or SHL THEN
\[
C F \leftarrow M S B(D E S T) ;
\]
```

        ELSE (* Instruction is SAR or SHR *)
        CF}\leftarrowLSB(DEST)
    FI;
    IF instruction is SAL or SHL
        THEN
            DEST \leftarrow DEST * 2;
        ELSE
            IF instruction is SAR
                    THEN
                    DEST \leftarrow DEST / 2; (* Signed divide, rounding toward negative infinity *)
                    ELSE (* Instruction is SHR *)
                    DEST \leftarrow DEST / 2 ; (* Unsigned divide *)
            Fl;
    FI;
    tempCOUNT \leftarrow tempCOUNT - 1;
    OD;
(* Determine overflow for the various instructions *)
IF (COUNT and countMASK)=1
THEN
IF instruction is SAL or SHL
THEN
OF}\leftarrowMSB(DEST) XOR CF;
ELSE
IF instruction is SAR
THEN
OF}\leftarrow0
ELSE (* Instruction is SHR *)
OF}\leftarrowMSB(tempDEST)
FI;
Fl;
ELSE IF (COUNT AND countMASK) = 0
THEN
All flags unchanged;
ELSE (* COUNT not 1 or 0 *)
OF}\leftarrow\mathrm{ undefined;
FI;
Fl;

```

\section*{Flags Affected}

The CF flag contains the value of the last bit shifted out of the destination operand; it is undefined for SHL and SHR instructions where the count is greater than or equal to the size (in bits) of the destination operand. The OF flag is affected only for 1-bit
shifts (see "Description" above); otherwise, it is undefined. The SF, ZF, and PF flags are set according to the result. If the count is 0 , the flags are not affected. For a nonzero count, the AF flag is undefined.
```

Protected Mode Exceptions
\#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment
selector.
\#SS(0) If a memory operand effective address is outside the SS
segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory
reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used.

```

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

\section*{Virtual-8086 Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the CS, DS, \\
ES, FS, or GS segment limit.
\end{tabular} \\
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & If a memory address referencing the SS segment is in a non- \\
canonical form. \\
\#GP(0) & If the memory address is in a non-canonical form.
\end{tabular}
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD
If the LOCK prefix is used.

\section*{SBB-Integer Subtraction with Borrow}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline 1 Cib & SBB AL, imm8 & A & Valid & Valid & Subtract with borrow imm8 from AL. \\
\hline 1D iw & SBB AX, imm16 & A & Valid & Valid & Subtract with borrow imm16 from AX. \\
\hline 1D id & SBB EAX, imm32 & A & Valid & Valid & Subtract with borrow imm32 from EAX. \\
\hline REX.W + 1D id & SBB RAX, imm32 & A & Valid & N.E. & Subtract with borrow signextended imm. 32 to 64-bits from RAX. \\
\hline \(80 / 3\) ib & SBB r/m8, imm8 & B & Valid & Valid & Subtract with borrow imm8 from r/m8. \\
\hline REX + \(80 / 3 \mathrm{ib}\) & SBB r/m8*, imm8 & B & Valid & N.E. & Subtract with borrow imm8 from r/m8. \\
\hline \(81 / 3 \mathrm{iw}\) & \[
\begin{aligned}
& \text { SBB r/m16, } \\
& \text { imm16 }
\end{aligned}
\] & B & Valid & Valid & Subtract with borrow imm16 from r/m16. \\
\hline \(81 / 3\) id & \[
\begin{aligned}
& \text { SBB r/m32, } \\
& \text { imm32 }
\end{aligned}
\] & B & Valid & Valid & Subtract with borrow imm32 from r/m32. \\
\hline \[
\begin{aligned}
& \text { REX.W + } 81 / 3 \\
& \text { id }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SBB r/m64, } \\
& \text { imm32 }
\end{aligned}
\] & B & Valid & N.E. & Subtract with borrow signextended imm32 to 64-bits from r/m64. \\
\hline \(83 / 3 \mathrm{ib}\) & SBB r/m16, imm8 & B & Valid & Valid & Subtract with borrow signextended imm8 from r/m16. \\
\hline \(83 / 3\) ib & SBB r/m32, imm8 & B & Valid & Valid & Subtract with borrow signextended imm8 from r/m32. \\
\hline \[
\begin{aligned}
& \text { REX.W }+83 / 3 \\
& \text { ib }
\end{aligned}
\] & SBB r/m64, imm8 & B & Valid & N.E. & Subtract with borrow signextended imm8 from r/m64. \\
\hline \(18 / r\) & SBB r/m8, r8 & C & Valid & Valid & Subtract with borrow r8 from r/m8. \\
\hline REX + \(18 / r\) & SBB r/m8*, r8 & C & Valid & N.E. & Subtract with borrow r8 from r/m8. \\
\hline \(19 / r\) & SBB r/m16, r16 & C & Valid & Valid & Subtract with borrow r16 from r/m16. \\
\hline \(19 / r\) & SBB r/m32, r32 & C & Valid & Valid & Subtract with borrow r32 from r/m32. \\
\hline REX.W + 19 /r & SBB r/m64, r64 & C & Valid & N.E. & Subtract with borrow r64 from r/m64. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit
Mode & Compat/ Leg Mode & Description \\
\hline 1A/r & SBB r8, r/m8 & D & Valid & Valid & Subtract with borrow r/m8 from r8. \\
\hline \(R E X+1 A / r\) & SBB r8*, r/m8* & D & Valid & N.E. & Subtract with borrow r/m8 from r8. \\
\hline 1B/r & SBB r16, r/m16 & D & Valid & Valid & Subtract with borrow r/m16 from r16. \\
\hline 1B/r & SBB r32, r/m32 & D & Valid & Valid & Subtract with borrow r/m32 from r32. \\
\hline REX.W + 1B /r & SBB r64, r/m64 & D & Valid & N.E. & Subtract with borrow r/m64 from r64. \\
\hline
\end{tabular}

\section*{NOTES:}
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & AL/AX/EAX/RAX & imm8/16/32 & NA & NA \\
B & ModRM:r/m (w) & imm8/16/32 & NA & NA \\
C & ModRM:r/m (w) & ModRM:reg (r) & NA & NA \\
D & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Adds the source operand (second operand) and the carry (CF) flag, and subtracts the result from the destination operand (first operand). The result of the subtraction is stored in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) The state of the CF flag represents a borrow from a previous subtraction.
When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The SBB instruction does not distinguish between signed or unsigned operands. Instead, the processor evaluates the result for both data types and sets the OF and CF flags to indicate a borrow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.
The SBB instruction is usually executed as part of a multibyte or multiword subtraction in which a SUB instruction is followed by a SBB instruction.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

DEST \(\leftarrow(\) DEST \(-(S R C+C F)) ;\)
Flags Affected
The OF, SF, ZF, AF, PF, and CF flags are set according to the result.
Protected Mode Exceptions
\#GP(0) If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & \begin{tabular}{l} 
If the LOCK prefix is used but the destination is not a memory \\
operand.
\end{tabular}
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# \(\mathrm{AC}(0) \quad\) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & \begin{tabular}{l} 
If the memory address is in a non-canonical form. \\
\#PF(fault-code) \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If a page fault occurs. \\
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\begin{tabular}{ll} 
If the LOCK prefix is used but the destination is not a memory \\
operand.
\end{tabular}
\end{tabular}

\section*{SCAS/SCASB/SCASW/SCASD-Scan String}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline AE & SCAS m8 & A & Valid & Valid & Compare AL with byte at ES:(E)DI or RDI, then set status flags.* \\
\hline AF & SCAS m16 & A & Valid & Valid & Compare AX with word at ES:(E)DI or RDI, then set status flags.* \\
\hline AF & SCAS m32 & A & Valid & Valid & Compare EAX with doubleword at ES(E)DI or RDI then set status flags.* \\
\hline REX.W + AF & SCAS m64 & A & Valid & N.E. & Compare RAX with quadword at RDI or EDI then set status flags. \\
\hline AE & SCASB & A & Valid & Valid & Compare AL with byte at ES:(E)DI or RDI then set status flags.* \\
\hline AF & SCASW & A & Valid & Valid & Compare AX with word at ES:(E)DI or RDI then set status flags.* \\
\hline AF & SCASD & A & Valid & Valid & Compare EAX with doubleword at ES:(E)DI or RDI then set status flags.* \\
\hline REX.W + AF & SCASQ & A & Valid & N.E. & Compare RAX with quadword at RDI or EDI then set status flags. \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, only 64-bit (RDI) and 32-bit (EDI) address sizes are supported. In non-64-bit mode, only 32 -bit (EDI) and 16-bit (DI) address sizes are supported.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

In non-64-bit modes and in default 64-bit mode: this instruction compares a byte, word, doubleword or quadword specified using a memory operand with the value in AL, AX, or EAX. It then sets status flags in EFLAGS recording the results. The memory operand address is read from ES:(E)DI register (depending on the address-size
attribute of the instruction and the current operational mode). Note that ES cannot be overridden with a segment override prefix.
At the assembly-code level, two forms of this instruction are allowed. The explicitoperand form and the no-operands form. The explicit-operand form (specified using the SCAS mnemonic) allows a memory operand to be specified explicitly. The memory operand must be a symbol that indicates the size and location of the operand value. The register operand is then automatically selected to match the size of the memory operand (AL register for byte comparisons, AX for word comparisons, EAX for doubleword comparisons). The explicit-operand form is provided to allow documentation. Note that the documentation provided by this form can be misleading. That is, the memory operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword) but it does not have to specify the correct location. The location is always specified by ES:(E)DI.

The no-operands form of the instruction uses a short form of SCAS. Again, ES:(E)DI is assumed to be the memory operand and \(A L, A X\), or EAX is assumed to be the register operand. The size of operands is selected by the mnemonic: SCASB (byte comparison), SCASW (word comparison), or SCASD (doubleword comparison).

After the comparison, the (E)DI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. If the DF flag is 0, the (E)DI register is incremented; if the DF flag is 1, the (E)DI register is decremented. The register is incremented or decremented by 1 for byte operations, by 2 for word operations, and by 4 for doubleword operations.

SCAS, SCASB, SCASW, SCASD, and SCASQ can be preceded by the REP prefix for block comparisons of ECX bytes, words, doublewords, or quadwords. Often, however, these instructions will be used in a LOOP construct that takes some action based on the setting of status flags. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix.

In 64-bit mode, the instruction's default address size is 64-bits, 32-bit address size is supported using the prefix 67 H . Using a REX prefix in the form of REX.W promotes operation on doubleword operand to 64 bits. The 64-bit no-operand mnemonic is SCASQ. Address of the memory operand is specified in either RDI or EDI, and AL/AX/EAX/RAX may be used as the register operand. After a comparison, the destination register is incremented or decremented by the current operand size (depending on the value of the DF flag). See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}
```

Non-64-bit Mode:
IF (Byte cmparison)
THEN
temp \leftarrow \& - SRC;
SetStatusFlags(temp);
THEN IF DF = 0

```
```

    THEN (E)DI \leftarrow(E)DI + 1;
    ELSE (E)DI }\leftarrow(E)DI-1; FI
    ELSE IF (Word comparison)
        THEN
            temp \leftarrow AX - SRC;
            SetStatusFlags(temp);
            IF DF = 0
            THEN (E)DI \leftarrow(E)DI + 2;
            ELSE (E)DI }\leftarrow(E)DI - 2; FI
        Fl;
    ELSE IF (Doubleword comparison)
    THEN
        temp \leftarrow EAX - SRC;
        SetStatusFlags(temp);
        IF DF = 0
            THEN (E)DI \leftarrow(E)DI + 4;
            ELSE (E)DI }\leftarrow(E)DI-4; FI
    Fl;
    Fl;
64-bit Mode:
IF (Byte cmparison)
THEN
temp }\leftarrow\textrm{AL}-\textrm{SRC}
SetStatusFlags(temp);
THEN IF DF = 0
THEN (R|E)DI \leftarrow(R|E)DI + 1;
ELSE (R|E)DI\leftarrow (R|E)DI - 1; FI;
ELSE IF (Word comparison)
THEN
temp \leftarrowAX - SRC;
SetStatusFlags(temp);
IF DF = 0
THEN (R|E)DI \leftarrow(R|E)DI + 2;
ELSE (R|E)DI }\leftarrow(R|E)DI - 2; FI
FI;
ELSE IF (Doubleword comparison)
THEN
temp \leftarrow EAX - SRC;
SetStatusFlags(temp);
IF DF = 0
THEN (R|E)DI \leftarrow(R|E)DI + 4;
ELSE (R|E)DI }\leftarrow(R|E)DI - 4; FI;

```
```

        FI;
    ELSE IF (Quadword comparison using REX.W )
        THEN
        temp }\leftarrow\textrm{RAX}-\textrm{SRC}
        SetStatusFlags(temp);
        IF DF = 0
            THEN (R|E)DI \leftarrow(R|E)DI + 8;
            ELSE (R|E)DI \leftarrow (R|E)DI - 8;
            FI;
    FI;
    F

```

\section*{Flags Affected}
```

The OF, SF, ZF, AF, PF, and CF flags are set according to the temporary result of the comparison.

```

\section*{Protected Mode Exceptions}
```

\#GP(0) If a memory operand effective address is outside the limit of the ES segment.
If the ES register contains a NULL segment selector.
If an illegal memory operand effective address in the ES segment is given.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#PF(fault-code) | If a page fault occurs. |

```
\begin{tabular}{ll} 
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made.
\end{tabular} \\
\#UD & If the LOCK prefix is used. \\
Compatibility Mode Exceptions
\end{tabular}

\section*{SETcc-Set Byte on Condition}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF 97 & SETA r/m8 & A & Valid & Valid & Set byte if above (CF=0 and \(\mathrm{ZF}=0\) ). \\
\hline REX + OF 97 & SETA r/m8* & A & Valid & N.E. & Set byte if above (CF=0 and ZF=0). \\
\hline OF 93 & SETAE r/m8 & A & Valid & Valid & Set byte if above or equal (CF=0). \\
\hline REX + OF 93 & SETAE r/m8* & A & Valid & N.E. & Set byte if above or equal (CF=0). \\
\hline OF 92 & SETB r/m8 & A & Valid & Valid & Set byte if below ( \(C F=1\) ). \\
\hline REX + OF 92 & SETB r/m8* & A & Valid & N.E. & Set byte if below ( \(C F=1\) ). \\
\hline OF 96 & SETBE r/m8 & A & Valid & Valid & Set byte if below or equal (CF=1 or \(\mathrm{ZF}=1\) ). \\
\hline REX + OF 96 & SETBE r/m8* & A & Valid & N.E. & Set byte if below or equal (CF=1 or \(\mathrm{ZF}=1\) ). \\
\hline OF 92 & SETC r/m8 & A & Valid & Valid & Set byte if carry ( \(\mathrm{CF}=1\) ). \\
\hline REX + OF 92 & SETC r/m8* & A & Valid & N.E. & Set byte if carry ( \(\mathrm{CF}=1\) ). \\
\hline OF 94 & SETE r/m8 & A & Valid & Valid & Set byte if equal ( \(Z F=1\) ). \\
\hline REX + OF 94 & SETE r/m8* & A & Valid & N.E. & Set byte if equal ( \(\mathrm{ZF}=1\) ). \\
\hline OF 9F & SETG r/m8 & A & Valid & Valid & Set byte if greater ( \(\mathrm{ZF}=0\) and \(\mathrm{SF}=0 \mathrm{~F}\) ). \\
\hline REX + OF 9F & SETG r/m8* & A & Valid & N.E. & Set byte if greater ( \(\mathrm{ZF}=0\) and \(\mathrm{SF}=\mathrm{OF}\) ). \\
\hline OF 9D & SETGE r/m8 & A & Valid & Valid & Set byte if greater or equal
(SF=OF). \\
\hline REX + OF 9D & SETGE r/m8* & A & Valid & N.E. & Set byte if greater or equal (SF=OF). \\
\hline OF 9C & SETL r/m8 & A & Valid & Valid & Set byte if less ( \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline REX + OF 9C & SETL r/m8* & A & Valid & N.E. & Set byte if less ( \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline OF 9E & SETLE r/m8 & A & Valid & Valid & Set byte if less or equal ( \(\mathrm{ZF}=1\) or \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline REX + OF 9E & SETLE r/m8* & A & Valid & N.E. & Set byte if less or equal ( \(\mathrm{ZF}=1\) or \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline OF 96 & SETNA r/m8 & A & Valid & Valid & Set byte if not above (CF=1 or \(\mathrm{ZF}=1\) ). \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit
Mode & Compat/ Leg Mode & Description \\
\hline REX + OF 96 & SETNA r/m8* & A & Valid & N.E. & Set byte if not above (CF=1 or \(\mathrm{ZF}=1\) ). \\
\hline OF 92 & SETNAE r/m8 & A & Valid & Valid & Set byte if not above or equal (CF=1). \\
\hline REX + OF 92 & SETNAE r/m8* & A & Valid & N.E. & Set byte if not above or equal (CF=1). \\
\hline OF 93 & SETNB r/m8 & A & Valid & Valid & Set byte if not below ( \(\mathrm{CF}=0\) ). \\
\hline REX + OF 93 & SETNB r/m8* & A & Valid & N.E. & Set byte if not below (CF=0). \\
\hline OF 97 & SETNBE r/m8 & A & Valid & Valid & Set byte if not below or equal ( \(C F=0\) and \(Z F=0\) ). \\
\hline REX + OF 97 & SETNBE r/m8* & A & Valid & N.E. & Set byte if not below or equal (CF=0 and ZF=0). \\
\hline OF 93 & SETNC r/m8 & A & Valid & Valid & Set byte if not carry ( \(C F=0\) ). \\
\hline REX + OF 93 & SETNC r/m8* & A & Valid & N.E. & Set byte if not carry ( \(C F=0\) ). \\
\hline OF 95 & SETNE r/m8 & A & Valid & Valid & Set byte if not equal ( \(\mathrm{ZF}=0\) ). \\
\hline REX + OF 95 & SETNE \(\mathrm{r} / \mathrm{m} 8^{*}\) & A & Valid & N.E. & Set byte if not equal (ZF=0). \\
\hline OF \(9 E\) & SETNG r/m8 & A & Valid & Valid & Set byte if not greater ( \(\mathrm{ZF}=1\) or \(\mathrm{SF} \neq \mathrm{OF}\) ) \\
\hline REX + OF 9E & SETNG r/m8* & A & Valid & N.E. & Set byte if not greater ( \(\mathrm{ZF}=1\) or \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline OF 9C & SETNGE r/m8 & A & Valid & Valid & Set byte if not greater or equal (SF= OF). \\
\hline REX + OF 9C & SETNGE r/m8* & A & Valid & N.E. & Set byte if not greater or equal ( \(\mathrm{SF} \neq 0 \mathrm{OF}\) ). \\
\hline OF 9D & SETNL \(\mathrm{r} / \mathrm{m8}\) & A & Valid & Valid & Set byte if not less (SF=0F). \\
\hline REX + OF 9D & SETNL r/m8* & A & Valid & N.E. & Set byte if not less (SF=OF). \\
\hline OF 9F & SETNLE \(\mathrm{r} / \mathrm{m} 8\) & A & Valid & Valid & Set byte if not less or equal ( \(\mathrm{ZF}=0\) and \(\mathrm{SF}=0 \mathrm{~F}\) ). \\
\hline REX + OF 9F & SETNLE r/m8* & A & Valid & N.E. & Set byte if not less or equal ( \(\mathrm{ZF}=0\) and \(\mathrm{SF}=0 \mathrm{~F}\) ). \\
\hline OF 91 & SETNO \(\mathrm{r} / \mathrm{m} 8\) & A & Valid & Valid & Set byte if not overflow
(OF=0). \\
\hline REX + OF 91 & SETNO r/m8* & A & Valid & N.E. & Set byte if not overflow ( \(\mathrm{OF}=0\) ). \\
\hline OF 9B & SETNP r/m8 & A & Valid & Valid & Set byte if not parity (PF=0). \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline REX + OF 9B & SETNP r/m8* & A & Valid & N.E. & Set byte if not parity ( \(\mathrm{PF}=0\) ). \\
\hline OF 99 & SETNS r/m8 & A & Valid & Valid & Set byte if not sign ( \(\mathrm{SF}=0\) ). \\
\hline REX + OF 99 & SETNS r/m8* & A & Valid & N.E. & Set byte if not sign ( \(\mathrm{SF}=0\) ). \\
\hline OF 95 & SETNZ r/m8 & A & Valid & Valid & Set byte if not zero ( \(\mathrm{ZF}=0\) ). \\
\hline REX + OF 95 & SETNZ r/m8* & A & Valid & N.E. & Set byte if not zero (ZF=0). \\
\hline OF 90 & SETO r/m8 & A & Valid & Valid & Set byte if overflow ( \(0 \mathrm{~F}=1\) ) \\
\hline REX + OF 90 & SETO r/m8* & A & Valid & N.E. & Set byte if overflow ( \(\mathrm{OF}=1\) ). \\
\hline OF 9A & SETP r/m8 & A & Valid & Valid & Set byte if parity ( \(\mathrm{PF}=1\) ). \\
\hline REX + OF 9A & SETP r/m8* & A & Valid & N.E. & Set byte if parity ( \(\mathrm{PF}=1\) ). \\
\hline OF 9A & SETPE r/m8 & A & Valid & Valid & Set byte if parity even (PF=1). \\
\hline REX + OF 9A & SETPE r/m8* & A & Valid & N.E. & Set byte if parity even (PF=1). \\
\hline OF 9B & SETPO r/m8 & A & Valid & Valid & Set byte if parity odd ( \(\mathrm{PF}=0\) ). \\
\hline \(R E X+0 F 9 B\) & SETPO r/m8* & A & Valid & N.E. & Set byte if parity odd (PF=0). \\
\hline OF 98 & SETS r/m8 & A & Valid & Valid & Set byte if sign ( \(\mathrm{SF}=1\) ). \\
\hline REX + 0F 98 & SETS r/m8* & A & Valid & N.E. & Set byte if sign ( \(\mathrm{SF}=1\) ). \\
\hline OF 94 & SETZ r/m8 & A & Valid & Valid & Set byte if zero ( \(\mathrm{ZF}=1\) ). \\
\hline REX + OF 94 & SETZ r/m8* & A & Valid & N.E. & Set byte if zero ( \(\mathrm{ZF}=1\) ). \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (r) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Sets the destination operand to 0 or 1 depending on the settings of the status flags (CF, SF, OF, ZF, and PF) in the EFLAGS register. The destination operand points to a byte register or a byte in memory. The condition code suffix (cc) indicates the condition being tested for.

The terms "above" and "below" are associated with the CF flag and refer to the relationship between two unsigned integer values. The terms "greater" and "less" are associated with the SF and OF flags and refer to the relationship between two signed integer values.

Many of the SETcc instruction opcodes have alternate mnemonics. For example, SETG (set byte if greater) and SETNLE (set if not less or equal) have the same opcode and test for the same condition: ZF equals 0 and SF equals OF. These alternate mnemonics are provided to make code more intelligible. Appendix B, "EFLAGS Condition Codes," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, shows the alternate mnemonics for various test conditions.

Some languages represent a logical one as an integer with all bits set. This representation can be obtained by choosing the logically opposite condition for the SETcc instruction, then decrementing the result. For example, to test for overflow, use the SETNO instruction, then decrement the result.

In IA-64 mode, the operand size is fixed at 8 bits. Use of REX prefix enable uniform addressing to additional byte registers. Otherwise, this instruction's operation is the same as in legacy mode and compatibility mode.

\section*{Operation}

If condition
THEN DEST \(\leftarrow 1\);
ELSE DEST \(\leftarrow 0\);
FI;

Flags Affected
None.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \multirow[t]{3}{*}{\#GP(0)} & If the destination is located in a non-writable segment. \\
\hline & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If the DS, ES, FS, or GS register contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\begin{tabular}{ll} 
\#SS & If a memory operand effective address is outside the SS \\
segment limit. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#UD If the LOCK prefix is used.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{SFENCE-Store Fence}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF AE \(/ 7\) & SFENCE & A & Valid & Valid & Serializes store operations. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a serializing operation on all store-to-memory instructions that were issued prior the SFENCE instruction. This serializing operation guarantees that every store instruction that precedes the SFENCE instruction in program order becomes globally visible before any store instruction that follows the SFENCE instruction. The SFENCE instruction is ordered with respect to store instructions, other SFENCE instructions, any LFENCE and MFENCE instructions, and any serializing instructions (such as the CPUID instruction). It is not ordered with respect to load instructions.

Weakly ordered memory types can be used to achieve higher processor performance through such techniques as out-of-order issue, write-combining, and writecollapsing. The degree to which a consumer of data recognizes or knows that the data is weakly ordered varies among applications and may be unknown to the producer of this data. The SFENCE instruction provides a performance-efficient way of ensuring store ordering between routines that produce weakly-ordered results and routines that consume this data.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

\section*{Operation}

Wait_On_Following_Stores_Until(preceding_stores_globally_visible);
Intel C/C++ Compiler Intrinsic Equivalent
void _mm_sfence(void)

\section*{Exceptions (All Operating Modes)}
\#UD If CPUID.01H:EDX.SSE2[bit 26] \(=0\).
If the LOCK prefix is used.

\section*{SGDT-Store Global Descriptor Table Register}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF \(01 / 0\) & SGDT m & A & Valid & Valid & Store GDTR to m. \\
\hline
\end{tabular}

NOTES:
* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the content of the global descriptor table register (GDTR) in the destination operand. The destination operand specifies a memory location.
In legacy or compatibility mode, the destination operand is a 6-byte memory location. If the operand-size attribute is 16 bits, the limit is stored in the low 2 bytes and the 24 -bit base address is stored in bytes \(3-5\), and byte 6 is zero-filled. If the operand-size attribute is 32 bits, the 16 -bit limit field of the register is stored in the low 2 bytes of the memory location and the 32-bit base address is stored in the high 4 bytes.
In IA-32e mode, the operand size is fixed at \(8+2\) bytes. The instruction stores an 8byte base and a 2-byte limit.

SGDT is useful only by operating-system software. However, it can be used in application programs without causing an exception to be generated. See "LGDT/LIDT—Load Global/Interrupt Descriptor Table Register" in Chapter 3, Intel \({ }^{\circledR}\) 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for information on loading the GDTR and IDTR.

\section*{IA-32 Architecture Compatibility}

The 16 -bit form of the SGDT is compatible with the Intel 286 processor if the upper 8 bits are not referenced. The Intel 286 processor fills these bits with 1s; the Pentium 4, Intel Xeon, P6 processor family, Pentium, Intel486, and Intel386 \({ }^{\text {TM }}\) processors fill these bits with Os.

\section*{Operation}

IF instruction is SGDT
IF OperandSize \(=16\)
THEN
DEST[0:15] \(\leftarrow\) GDTR(Limit);
```

            DEST[16:39] \leftarrowGDTR(Base); (* 24 bits of base address stored *)
            DEST[40:47] \leftarrow0;
        ELSE IF (32-bit Operand Size)
        DEST[0:15] \leftarrowGDTR(Limit);
        DEST[16:47] \leftarrow GDTR(Base); (* Full 32-bit base address stored *)
        FI;
    ELSE (* 64-bit Operand Size *)
        DEST[0:15] \leftarrowGDTR(Limit);
        DEST[16:79] \leftarrow GDTR(Base); (* Full 64-bit base address stored *)
        FI;
    Fl;
Flags Affected
None.
Protected Mode Exceptions
\#UD If the destination operand is a register.
If the LOCK prefix is used.
\#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it
contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS
segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory
reference is made while the current privilege level is 3.
Real-Address Mode Exceptions
\#UD If the destination operand is a register.
If the LOCK prefix is used.
\#GP If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS
segment limit.
Virtual-8086 Mode Exceptions
\#UD If the destination operand is a register.
If the LOCK prefix is used.

```
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# \(\mathrm{AC}(0) \quad\) If alignment checking is enabled and an unaligned memory reference is made.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#UD & \begin{tabular}{l} 
If the destination operand is a register. \\
If the LOCK prefix is used.
\end{tabular} \\
\#GP(0) & \begin{tabular}{l} 
If the memory address is in a non-canonical form. \\
\#PF(fault-code) \\
\#AC(0) a page fault occurs.
\end{tabular} \\
& \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular}
\end{tabular}

SHLD-Double Precision Shift Left
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode* & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \mathrm{fn}
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF A4 & SHLD r/m16, r16, imm8 & A & Valid & Valid & Shift \(\mathrm{r} / \mathrm{m} 16\) to left imm8 places while shifting bits from r16 in from the right. \\
\hline OF A5 & \[
\begin{aligned}
& \text { SHLD r/m16, r16, } \\
& \text { CL }
\end{aligned}
\] & B & Valid & Valid & Shift r/m16 to left CL places while shifting bits from r16 in from the right. \\
\hline OF A4 & SHLD r/m32, r32, imm8 & A & Valid & Valid & Shift r/m32 to left imm8 places while shifting bits from r32 in from the right. \\
\hline REX.W + OF A4 & SHLD r/m64, r64, imm8 & A & Valid & N.E. & Shift r/m64 to left imm8 places while shifting bits from r64 in from the right. \\
\hline OF A5 & \[
\begin{aligned}
& \text { SHLD r/m32, r32, } \\
& \text { CL }
\end{aligned}
\] & B & Valid & Valid & Shift r/m32 to left CL places while shifting bits from r32 in from the right. \\
\hline REX.W + OF A5 & SHLD r/m64, r64,
CL & B & Valid & N.E. & Shift r/m64 to left CL places while shifting bits from r64 in from the right. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (w) & ModRM:reg (r) & imm8 & NA \\
B & ModRM:r/m (w) & ModRM:reg (r) & CL & NA \\
\hline
\end{tabular}

\section*{Description}

The SHLD instruction is used for multi-precision shifts of 64 bits or more.
The instruction shifts the first operand (destination operand) to the left the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the right (starting with bit 0 of the destination operand).

The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be stored in an immediate byte or in the CL register. If the count operand is CL, the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode; only bits 0 through 4 of the count are used. This masks the count to a value between 0 and 31. If a count is greater than the operand size, the result is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0 , flags are not affected.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits (upgrading the count mask to 6 bits). See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}
```

IF (In 64-Bit Mode and REX.W = 1)
THEN COUNT \leftarrowCOUNT MOD 64;
ELSE COUNT \leftarrow COUNT MOD 32;

```
FI
SIZE \(\leftarrow\) OperandSize;
IF COUNT = 0
        THEN
            No operation;
        ELSE
        IF COUNT > SIZE
            THEN (* Bad parameters *)
                DEST is undefined;
                CF, OF, SF, ZF, AF, PF are undefined;
            ELSE (* Perform the shift *)
            CF \(\leftarrow\) BIT[DEST, SIZE - COUNT];
            (* Last bit shifted out on exit *)
            FOR \(\mathrm{i} \leftarrow\) SIZE - 1 DOWN TO COUNT
                DO
                        \(\operatorname{Bit}(D E S T, i) \leftarrow \operatorname{Bit}(D E S T, i-C O U N T) ;\)
                OD;
            FOR \(\mathrm{i} \leftarrow\) COUNT - 1 DOWN TO 0
                    DO
                        BIT[DEST, i\(] \leftarrow \mathrm{BIT}[S R C, ~ i-C O U N T+S I Z E] ;\)
                            OD;
            FI;
FI;

\section*{Flags Affected}

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the SF, ZF, and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF
flag is undefined. If the count operand is 0 , the flags are not affected. If the count is greater than the operand size, the flags are undefined.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \multirow[t]{3}{*}{\#GP(0)} & If the destination is located in a non-writable segment. \\
\hline & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If the DS, ES, FS, or GS register contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS & If a memory operand effective address is outside the SS segment limit. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

Virtual-8086 Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the CS, DS, \\
ES, FS, or GS segment limit.
\end{tabular} \\
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \(\mathrm{GGP(0)} \quad\)\begin{tabular}{l} 
If the memory address is in a non-canonical form.
\end{tabular}
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

SHRD-Double Precision Shift Right
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode* & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF AC & SHRD r/m16, r16, imm8 & A & Valid & Valid & Shift r/m16 to right imm8 places while shifting bits from r16 in from the left. \\
\hline OF AD & SHRD r/m16, r16,
CL & B & Valid & Valid & Shift r/m16 to right CL places while shifting bits from r16 in from the left. \\
\hline OF AC & SHRD r/m32, r32, imm8 & A & Valid & Valid & Shift r/m32 to right imm8 places while shifting bits from r32 in from the left. \\
\hline REX.W + OF AC & SHRD r/m64, r64, imm8 & A & Valid & N.E. & Shift r/m64 to right imm8 places while shifting bits from r64 in from the left. \\
\hline OF AD & \[
\begin{aligned}
& \text { SHRD r/m32, r32, } \\
& \text { CL }
\end{aligned}
\] & B & Valid & Valid & Shift r/m32 to right CL places while shifting bits from r32 in from the left. \\
\hline REX.W + OF AD & SHRD r/m64, r64, CL & B & Valid & N.E. & Shift r/m64 to right CL places while shifting bits from r64 in from the left. \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (w) & ModRM:reg (r) & imm8 & NA \\
B & ModRM:r/m (w) & ModRM:reg (r) & CL & NA \\
\hline
\end{tabular}

\section*{Description}

The SHRD instruction is useful for multi-precision shifts of 64 bits or more.
The instruction shifts the first operand (destination operand) to the right the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the left (starting with the most significant bit of the destination operand).

The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be stored in an immediate byte or the CL register. If the count operand is CL, the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode, the width of the count mask is 5 bits. Only bits 0 through 4 of the count register are used (masking the count to a value between 0 and 31). If the count is greater than the operand size, the result is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0 , flags are not affected.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits (upgrading the count mask to 6 bits). See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}
```

IF (In 64-Bit Mode and REX.W = 1)
THEN COUNT \leftarrowCOUNT MOD 64;
ELSE COUNT \leftarrow COUNT MOD 32;
FI
SIZE \leftarrowOperandSize;
IF COUNT = 0
THEN
No operation;
ELSE
IF COUNT > SIZE
THEN (* Bad parameters *)
DEST is undefined;
CF, OF, SF, ZF, AF, PF are undefined;
ELSE (* Perform the shift *)
CF \leftarrowBIT[DEST, COUNT - 1]; (* Last bit shifted out on exit *)
FOR i}\leftarrow0 TO SIZE - 1- COUN
DO
BIT[DEST, i] \leftarrow BIT[DEST, i + COUNT];
OD;
FOR i}\leftarrow\mathrm{ SIZE - COUNT TO SIZE - }
DO
BIT[DEST,i]}\leftarrow BIT[SRC, i + COUNT - SIZE]
OD;
FI;

```
Fl ;

\section*{Flags Affected}

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the SF, ZF, and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF flag is undefined. If the count operand is 0 , the flags are not affected. If the count is greater than the operand size, the flags are undefined.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \multirow[t]{3}{*}{\#GP(0)} & If the destination is located in a non-writable segment. \\
\hline & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If the DS, ES, FS, or GS register contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS & If a memory operand effective address is outside the SS segment limit. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{Same exceptions as in protected mode.} \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \#SS(0) & If a memory address referencing the SS segment is in a noncanonical form. \\
\hline \#GP(0) & If the memory address is in a non-canonical form. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline
\end{tabular}

INSTRUCTION SET REFERENCE, N-Z
\#UD If the LOCK prefix is used.

\section*{SHUFPD-Shuffle Packed Double-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*I Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Flag & Description \\
\hline \begin{tabular}{l}
66 OF C6 /rib \\
SHUFPD xmm1, xmm2/m128, imm8
\end{tabular} & A & V/V & SSE2 & Shuffle packed doubleprecision floating-point values selected by imm8 from xmm1 and xmm2/m128 to xmm1. \\
\hline VEX.NDS.128.66.0F.WIG C6 /ヶ ib VSHUFPD xmm1, xmm2, xmm3/m128, imm8 & B & V/V & AVX & Shuffle Packed doubleprecision floating-point values selected by imm8 from \(x m m 2\) and xmm3/mem. \\
\hline VEX.NDS.256.66.0F.WIG C6 / ib VSHUFPD ymm1, ymm2, ymm3/m256, imm8 & B & V/V & AVX & Shuffle Packed doubleprecision floating-point values selected by imm8 from ymm2 and ymm3/mem. \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r,w) & ModRM:r/m (r) & imm8 & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Moves either of the two packed double-precision floating-point values from destination operand (first operand) into the low quadword of the destination operand; moves either of the two packed double-precision floating-point values from the source operand into to the high quadword of the destination operand (see
Figure 4-15). The select operand (third operand) determines which values are moved to the destination operand.
128-bit Legacy SSE version: The source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.


Figure 4-15. SHUFPD Shuffle Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8 -bit immediate: bit 0 selects which value is moved from the destination operand to the result (where 0 selects the low quadword and 1 selects the high quadword) and bit 1 selects which value is moved from the source operand to the result. Bits 2 through 7 of the select operand are reserved and must be set to 0 .
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

\section*{Operation}

IF SELECT[0] = 0
THEN DEST[63:0] \(\leftarrow\) DEST[63:0];
ELSE DEST[63:0] \(\leftarrow\) DEST[127:64]; FI;
IF SELECT[1] = 0
THEN DEST[127:64] \(\leftarrow\) SRC[63:0];
ELSE DEST[127:64] \(\leftarrow\) SRC[127:64]; FI;
SHUFPD (128-bit Legacy SSE version)
IF IMMO[0] = 0
THEN DEST[63:0] \(\leqslant\) SRC1[63:0]
ELSE DEST[63:0] \(\leftarrow\) SRC1[127:64] FI;
IF IMMO[1] = 0
THEN DEST[127:64] \(\leftarrow\) SRC2[63:0]
```

    ELSE DEST[127:64] < SRC2[127:64] FI;
    DEST[VLMAX-1:128] (Unmodified)
VSHUFPD (VEX. }128\mathrm{ encoded version)
IF IMMO[O] = 0
THEN DEST[63:0] < SRC1[63:0]
ELSE DEST[63:0] < SRC1[127:64] FI;
IF IMMO[1] = 0
THEN DEST[127:64] < SRC2[63:0]
ELSE DEST[127:64] < SRC2[127:64] FI;
DEST[VLMAX-1:128] <0

```

\section*{VSHUFPD (VEX. 256 encoded version)}
```

IF IMMO[O] = 0
THEN DEST[63:0] < SRC1[63:0]
ELSE DEST[63:0] < SRC1[127:64] FI;
IF IMMO[1] = 0
THEN DEST[127:64] < SRC2[63:0]
ELSE DEST[127:64] < SRC2[127:64] FI;
IF IMMO[2] = 0
THEN DEST[191:128] < SRC1[191:128]
ELSE DEST[191:128] \& SRC1[255:192] FI;
IF IMMO[3] = 0
THEN DEST[255:192] < SRC2[191:128]
ELSE DEST[255:192] < SRC2[255:192] FI;
Intel C/C++ Compiler Intrinsic Equivalent
SHUFPD __m128d _mm_shuffle_pd(__m128d a, __m128d b, unsigned int imm8)
VSHUFPD __m256d _mm256_shuffle_pd (__m256d a, __m256d b, const int select);
SIMD Floating-Point Exceptions
None.

```

\section*{Other Exceptions}
```

See Exceptions Type 4.

```

\section*{SHUFPS—Shuffle Packed Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*I Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline OF C6 /rib SHUFPS xmm1, xmm2/m128, imm8 & A & V/V & SSE & Shuffle packed singleprecision floating-point values selected by imm8 from \(x m m 1\) and xmm1/m128 to xmm1. \\
\hline VEX.NDS.128.0F.WIG C6/г ib VSHUFPS xmm1, xmm2, xmm3/m128, imm8 & B & V/V & AVX & Shuffle Packed singleprecision floating-point values selected by imm8 from xmm2 and xmm3/mem. \\
\hline VEX.NDS.256.0F.WIG C6/r ib VSHUFPS ymm1, ymm2, ymm3/m256, imm8 & B & V/V & AVX & Shuffle Packed singleprecision floating-point values selected by imm8 from ymm2 and ymm3/mem. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r, w) & ModRM:r/m (r) & imm8 & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Moves two of the four packed single-precision floating-point values from the destination operand (first operand) into the low quadword of the destination operand; moves two of the four packed single-precision floating-point values from the source operand (second operand) into to the high quadword of the destination operand (see Figure 4-16). The select operand (third operand) determines which values are moved to the destination operand.
128-bit Legacy SSE version: The source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed. determines which values are moved to the destination operand.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.


Figure 4-16. SHUFPS Shuffle Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8 -bit immediate: bits 0 and 1 select the value to be moved from the destination operand to the low doubleword of the result, bits 2 and 3 select the value to be moved from the destination operand to the second doubleword of the result, bits 4 and 5 select the value to be moved from the source operand to the third doubleword of the result, and bits 6 and 7 select the value to be moved from the source operand to the high doubleword of the result.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

\section*{Operation}

CASE (SELECT[1:0]) OF
0: \(\quad \operatorname{DEST}[31: 0] \leftarrow \operatorname{DEST}[31: 0] ;\)
1: \(\operatorname{DEST}[31: 0] \leftarrow \operatorname{DEST}[63: 32] ;\)
2: DEST[31:0] \(\leftarrow \operatorname{DEST[95:64];~}\)
3: DEST[31:0] \(\leftarrow\) DEST[127:96];
ESAC;
CASE (SELECT[3:2]) OF
0: DEST[63:32] \(\leftarrow\) DEST[31:0];
1: DEST[63:32] \(\leftarrow\) DEST[63:32];
2: \(\operatorname{DEST}[63: 32] \leftarrow \operatorname{DEST}[95: 64]\);
3: DEST[63:32] \(\leftarrow \operatorname{DEST}[127: 96] ;\)

ESAC;
```

CASE (SELECT[5:4]) OF
0: DEST[95:64] \leftarrow SRC[31:0];
1: DEST[95:64] \leftarrow SRC[63:32];
2: DEST[95:64] \leftarrow SRC[95:64];
3: DEST[95:64] \leftarrow SRC[127:96];
ESAC;
CASE (SELECT[7:6]) OF
0: DEST[127:96] \leftarrow SRC[31:0];
1: DEST[127:96] \leftarrowSRC[63:32];
2: DEST[127:96] \leftarrowSRC[95:64];
3: DEST[127:96] \leftarrow SRC[127:96];
ESAC;

```
SHUFPS (128-bit Legacy SSE version)
DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \& Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] \& Select4(SRC2[127:0], imm8[7:6]);
DEST[VLMAX-1:128] (Unmodified)
VSHUFPS (VEX. 128 encoded version)
DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \(\leftarrow\) Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] < Select4(SRC2[127:0], imm8[7:6]);
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VSHUFPS (VEX. 256 encoded version)}

DEST[31:0] \(\leftarrow\) Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \(\leftarrow\) Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] \(\leftarrow\) Select4(SRC2[127:0], imm8[7:6]);
DEST[159:128] \& Select4(SRC1[255:128], imm8[1:0]);
DEST[191:160] \& Select4(SRC1[255:128], imm8[3:2]);
DEST[223:192] \(\leqslant\) Select4(SRC2[255:128], imm8[5:4]);
DEST[255:224] < Select4(SRC2[255:128], imm8[7:6]);

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

SHUFPS __m128 _mm_shuffle_ps(__m128 a, _m128 b, unsigned int imm8)
VSHUFPS __m256 _mm256_shuffle_ps (__m256 a, __m256 b, const int select);

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4.

\section*{SIDT-Store Interrupt Descriptor Table Register}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
0F \(01 / 1\) & SIDT \(m\) & A & Valid & Valid & Store IDTR to m. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the content the interrupt descriptor table register (IDTR) in the destination operand. The destination operand specifies a 6-byte memory location.

In non-64-bit modes, if the operand-size attribute is 32 bits, the 16-bit limit field of the register is stored in the low 2 bytes of the memory location and the 32-bit base address is stored in the high 4 bytes. If the operand-size attribute is 16 bits, the limit is stored in the low 2 bytes and the 24-bit base address is stored in the third, fourth, and fifth byte, with the sixth byte filled with \(0 s\).

In 64-bit mode, the operand size fixed at \(8+2\) bytes. The instruction stores 8 -byte base and 2-byte limit values.

SIDT is only useful in operating-system software; however, it can be used in application programs without causing an exception to be generated. See "LGDT/LIDT-Load Global/Interrupt Descriptor Table Register" in Chapter 3, Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for information on loading the GDTR and IDTR.

\section*{IA-32 Architecture Compatibility}

The 16 -bit form of SIDT is compatible with the Intel 286 processor if the upper 8 bits are not referenced. The Intel 286 processor fills these bits with 1s; the Pentium 4, Intel Xeon, P6 processor family, Pentium, Intel486, and Intel386 processors fill these bits with Os.

\section*{Operation}

IF instruction is SIDT
THEN
IF OperandSize \(=16\)
THEN
DEST[0:15] \(\leftarrow \operatorname{IDTR}\) (Limit);
DEST[16:39] \(\leftarrow \operatorname{IDTR}(\) Base); (* 24 bits of base address stored; *)
DEST[40:47] \(\leftarrow 0\);
```

    ELSE IF (32-bit Operand Size)
        DEST[0:15] \leftarrow IDTR(Limit);
        DEST[16:47] \leftarrow IDTR(Base); Fl; (* Full 32-bit base address stored *)
    ELSE (* 64-bit Operand Size *)
        DEST[0:15] \leftarrow IDTR(Limit);
    DEST[16:79] \leftarrow IDTR(Base); (* Full 64-bit base address stored *)
    Fl;

```
FI;

Flags Affected
None

Protected Mode Exceptions
\#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#UD If the destination operand is a register.
If the LOCK prefix is used.
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .

\section*{SLDT-Store Local Descriptor Table Register}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF \(00 / 0\) & SLDT r/m16 & A & Valid & Valid & \begin{tabular}{l} 
Stores segment selector \\
from LDTR in r/m16.
\end{tabular} \\
\begin{tabular}{l} 
REX.W + OF 00 \\
\(/ 0\)
\end{tabular} & SLDT r64/m16 & A & Valid & Valid & \begin{tabular}{l} 
Stores segment selector \\
from LDTR in r64/m16.
\end{tabular} \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the segment selector from the local descriptor table register (LDTR) in the destination operand. The destination operand can be a general-purpose register or a memory location. The segment selector stored with this instruction points to the segment descriptor (located in the GDT) for the current LDT. This instruction can only be executed in protected mode.
Outside IA-32e mode, when the destination operand is a 32 -bit register, the 16 -bit segment selector is copied into the low-order 16 bits of the register. The high-order 16 bits of the register are cleared for the Pentium 4, Intel Xeon, and P6 family processors. They are undefined for Pentium, Intel486, and Intel386 processors. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of the operand size.

In compatibility mode, when the destination operand is a 32-bit register, the 16-bit segment selector is copied into the low-order 16 bits of the register. The high-order 16 bits of the register are cleared. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of the operand size.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). The behavior of SLDT with a 64-bit register is to zero-extend the 16 -bit selector and store it in the register. If the destination is memory and operand size is 64, SLDT will write the 16 -bit selector to memory as a 16 -bit quantity, regardless of the operand size

\section*{Operation}

DEST \(\leftarrow \operatorname{LDTR}\) (SegmentSelector);
Flags Affected
None.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \#GP(0) & If the destination is located in a non-writable segment. \\
\hline & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#UD & The SLDT instruction is not recognized in real-address mode. If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#UD & The SLDT instruction is not recognized in virtual-8086 mode. If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{Same exceptions as in protected mode.} \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \#SS(0) & If a memory address referencing the SS segment is in a noncanonical form. \\
\hline \#GP(0) & If the memory address is in a non-canonical form. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

\section*{SMSW-Store Machine Status Word}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode* & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \hline 64-\text { Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline OF \(01 / 4\) & SMSW r/m16 & A & Valid & Valid & Store machine status word to \(\mathrm{r} / \mathrm{m} 16\). \\
\hline OF \(01 / 4\) & SMSW r32/m16 & A & Valid & Valid & Store machine status word in low-order 16 bits of r32/m16; high-order 16 bits of r 32 aгe undefined. \\
\hline \[
\begin{aligned}
& \text { REX.W + OF } 01 \\
& 14
\end{aligned}
\] & SMSW r64/m16 & A & Valid & Valid & Store machine status word in low-order 16 bits of r64/m16; high-order 16 bits of r32 are undefined. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the machine status word (bits 0 through 15 of control register CR0) into the destination operand. The destination operand can be a general-purpose register or a memory location.

In non-64-bit modes, when the destination operand is a 32-bit register, the low-order 16 bits of register CRO are copied into the low-order 16 bits of the register and the high-order 16 bits are undefined. When the destination operand is a memory location, the low-order 16 bits of register CRO are written to memory as a 16-bit quantity, regardless of the operand size.

In 64-bit mode, the behavior of the SMSW instruction is defined by the following examples:
- SMSW r16 operand size 16, store CRO[15:0] in r16
- SMSW r32 operand size 32, zero-extend CRO[31:0], and store in r32
- SMSW r64 operand size 64, zero-extend CRO[63:0], and store in r64
- SMSW m16 operand size 16 , store CRO[15:0] in m16
- SMSW m16 operand size 32, store CRO[15:0] in m16 (not m32)
- SMSW m16 operands size 64, store CR0[15:0] in m16 (not m64)

SMSW is only useful in operating-system software. However, it is not a privileged instruction and can be used in application programs. The is provided for compatibility with the Intel 286 processor. Programs and procedures intended to run on the

Pentium 4, Intel Xeon, P6 family, Pentium, Intel486, and Intel386 processors should use the MOV (control registers) instruction to load the machine status word.
See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 22 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for more information about the behavior of this instruction in VMX non-root operation.

\section*{Operation}

DEST \(\leftarrow\) CRO[15:0];
(* Machine status word *)
Flags Affected
None.

Protected Mode Exceptions
\#GP(0) If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\begin{tabular}{ll} 
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made. \\
If the LOCK prefix is used.
\end{tabular} \\
\#UD & \\
Compatibility Mode Exceptions \\
Same exceptions as in protected mode. \\
64-Bit Mode Exceptions \\
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form. \\
If the memory address is in a non-canonical form.
\end{tabular} \\
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If a page fault occurs. \\
\#PF(fault-code
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
If the LOCK prefix is used.
\end{tabular}
\end{tabular}

\section*{SQRTPD—Compute Square Roots of Packed Double-Precision FloatingPoint Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*I Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
66 0F 51 /г \\
SQRTPD xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE2 & Computes square roots of the packed double-precision floating-point values in \(x m m 2 / m 128\) and stores the results in \(x \mathrm{~mm} 1\). \\
\hline VEX.128.66.0f.WIG 51 /r VSQRTPD xmm1, xmm2/m128 & A & V/V & AVX & Computes Square Roots of the packed double-precision floating-point values in \(x m m 2 / m 128\) and stores the result in xmm1. \\
\hline VEX.256.66.0F.WIG 51/r VSQRTPD ymm1, ymm2/m256 & A & V/V & AVX & Computes Square Roots of the packed double-precision floating-point values in ymm2/m256 and stores the result in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg \((w)\) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD computation of the square roots of the two packed double-precision floating-point values in the source operand (second operand) stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the Inte \(\mathbb{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

\section*{Operation}

SQRTPD (128-bit Legacy SSE version)
DEST[63:0] \(\leftarrow\) SQRT(SRC[63:0])
DEST[127:64] < SQRT(SRC[127:64])
DEST[VLMAX-1:128] (Unmodified)

VSQRTPD (VEX. 128 encoded version)
DEST[63:0] \(\leftarrow\) SQRT(SRC[63:0])
DEST[127:64] < SQRT(SRC[127:64])
DEST[VLMAX-1:128] \(\leftarrow 0\)

VSQRTPD (VEX. 256 encoded version)
DEST[63:0] \(\leftarrow\) SQRT(SRC[63:0])
DEST[127:64] < SQRT(SRC[127:64])
DEST[191:128] \& SQRT(SRC[191:128])
DEST[255:192] \(\leftarrow ~ S Q R T(S R C[255: 192]) ~\)
Intel C/C++ Compiler Intrinsic Equivalent
SQRTPD _m128d_mm_sqrt_pd (m128d a)
SQRTPD _m256d _mm256_sqrt_pd (__m256d a);

\section*{SIMD Floating-Point Exceptions}

Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 2; additionally
\#UD If VEX.vvvv != 1111B.

\section*{SQRTPS-Compute Square Roots of Packed Single-Precision FloatingPoint Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*I Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline OF 51 /r SQRTPS xmm1, xmm2/m128 & A & V/V & SSE & Computes square roots of the packed single-precision floating-point values in \(x m m 2 / m 128\) and stores the results in \(x \mathrm{~mm} 1\). \\
\hline VEX.128.0F.WIG 51 /г VSQRTPS xmm1, xmm2/m128 & A & V/V & AVX & Computes Square Roots of the packed single-precision floating-point values in \(x m m 2 / m 128\) and stores the result in xmm 1 . \\
\hline VEX.256.0F.WIG 51/r VSQRTPS ymm1, ymm2/m256 & A & V/V & AVX & Computes Square Roots of the packed single-precision floating-point values in ymm2/m256 and stores the result in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg \((w)\) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD computation of the square roots of the four packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel \(\circledR^{\circledR} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD single-precision floatingpoint operation.
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

\section*{Operation}

SQRTPS (128-bit Legacy SSE version)
DEST[31:0] \(\leftarrow\) SQRT(SRC[31:0])
DEST[63:32] < SQRT(SRC[63:32])
DEST[95:64] < SQRT(SRC[95:64])
DEST[127:96] < SQRT(SRC[127:96])
DEST[VLMAX-1:128] (Unmodified)

VSQRTPS (VEX. 128 encoded version)
DEST[31:0] \(\leftarrow\) SQRT(SRC[31:0])
DEST[63:32] \(\leftarrow\) SQRT(SRC[63:32])
DEST[95:64] < SQRT(SRC[95:64])
DEST[127:96] < SQRT(SRC[127:96])
DEST[VLMAX-1:128] \(\leftarrow 0\)

VSQRTPS (VEX. 256 encoded version)
DEST[31:0] \(\leftarrow\) SQRT(SRC[31:0])
DEST[63:32] < SQRT(SRC[63:32])
DEST[95:64] < SQRT(SRC[95:64])
DEST[127:96] < SQRT(SRC[127:96])
DEST[159:128] < SQRT(SRC[159:128])
DEST[191:160] < SQRT(SRC[191:160])
DEST[223:192] < SQRT(SRC[223:192])
DEST[255:224] < SQRT(SRC[255:224])
Intel C/C++ Compiler Intrinsic Equivalent
SQRTPS _m128_mm_sqrt_ps(_m128a)
SQRTPS __m256 _mm256_sqrt_ps (_m256 a);

\section*{SIMD Floating-Point Exceptions}

Invalid, Precision, Denormal.

INSTRUCTION SET REFERENCE, N-Z

\section*{Other Exceptions}

See Exceptions Type 2; additionally \#UD If VEX.vvvv != 1111B.

\section*{SQRTSD—Compute Square Root of Scalar Double-Precision FloatingPoint Value}
\begin{tabular}{|lllll|}
\hline Opcode*I & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
F2 0F 51 /r & A & V/V & SSE2 & \begin{tabular}{l} 
Computes square root of \\
the low double-precision \\
floating-point value in \\
Smm2/m64 and stores the \\
results in xmm1.
\end{tabular} \\
VEX.NDS.LIG.F2.0F.WIG 51/ & B & V/V & AVX & \begin{tabular}{l} 
Computes square root of \\
the low double-precision \\
floating point value in
\end{tabular} \\
VSQRTSD xmm1,xmm2, xmm3/m64 & & & & \begin{tabular}{l} 
xmm3/m64 and stores the \\
results in xmm2. Also, upper \\
double precision floating- \\
point value (bits[127:64]) \\
from xmm2 is copied to \\
xmm1[127:64].
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Computes the square root of the low double-precision floating-point value in the source operand (second operand) and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64 -bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the Intel \(®\) 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

\section*{SQRTSD (128-bit Legacy SSE version)}

DEST[63:0] \(\leftarrow\) SQRT(SRC[63:0])
DEST[VLMAX-1:64] (Unmodified)
VSQRTSD (VEX. 128 encoded version)
DEST[63:0] \(\leftarrow\) SQRT(SRC2[63:0])
DEST[127:64] \(\leftarrow\) SRC1[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalent
SQRTSD __m128d _mm_sqrt_sd (m128d a, m128d b)
SIMD Floating-Point Exceptions
Invalid, Precision, Denormal.

Other Exceptions
See Exceptions Type 3.

\section*{SQRTSS-Compute Square Root of Scalar Single-Precision FloatingPoint Value}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & Feature Flag & Description \\
\hline F3 OF 51 /r SQRTSS xmm1, xmm2/m32 & A & V/V & SSE & Computes square root of the low single-precision floating-point value in \(x m m 2 / m 32\) and stores the results in \(x \mathrm{~mm} 1\). \\
\hline VEX.NDS.LIG.F3.OF.WIG 51 VSQRTSS xmm1, xmm2, xmm3/m32 & B & V/V & AVX & Computes square root of the low single-precision floating-point value in xmm3/m32 and stores the results in xmm1. Also, upper single precision floatingpoint values (bits[127:32]) from xmm2 are copied to xmm1[127:32]. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Computes the square root of the low single-precision floating-point value in the source operand (second operand) and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three highorder doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

\section*{SQRTSS (128-bit Legacy SSE version)}

DEST[31:0] < SQRT(SRC2[31:0])
DEST[VLMAX-1:32] (Unmodified)

VSQRTSS (VEX. 128 encoded version)
DEST[31:0] \(\leftarrow ~ S Q R T(S R C 2[31: 0]) ~\)
DEST[127:32] \(\leftarrow\) SRC1[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalent
SQRTSS __m128 _mm_sqrt_ss(__m128 a)
SIMD Floating-Point Exceptions
Invalid, Precision, Denormal.

Other Exceptions
See Exceptions Type 3.

\section*{STC-Set Carry Flag}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
F9 & STC & A & Valid & Valid & Set CF flag. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Sets the CF flag in the EFLAGS register.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

\section*{Operation}
\(C F \leftarrow 1\);

Flags Affected
The CF flag is set. The OF, ZF, SF, AF, and PF flags are unaffected.

\section*{Exceptions (All Operating Modes)}
\#UD If the LOCK prefix is used.

\section*{STD-Set Direction Flag}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
FD & STD & A & Valid & Valid & Set DF flag. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Sets the DF flag in the EFLAGS register. When the DF flag is set to 1 , string operations decrement the index registers (ESI and/or EDI).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.
Operation
\(D F \leftarrow 1\);

\section*{Flags Affected}

The DF flag is set. The CF, OF, ZF, SF, AF, and PF flags are unaffected.
Exceptions (All Operating Modes)
\#UD
If the LOCK prefix is used.

\section*{STI-Set Interrupt Flag}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
FB
\end{tabular} & STI
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

If protected-mode virtual interrupts are not enabled, STI sets the interrupt flag (IF) in the EFLAGS register. After the IF flag is set, the processor begins responding to external, maskable interrupts after the next instruction is executed. The delayed effect of this instruction is provided to allow interrupts to be enabled just before returning from a procedure (or subroutine). For instance, if an STI instruction is followed by an RET instruction, the RET instruction is allowed to execute before external interrupts are recognized \({ }^{1}\). If the STI instruction is followed by a CLI instruction (which clears the IF flag), the effect of the STI instruction is negated.

The IF flag and the STI and CLI instructions do not prohibit the generation of exceptions and NMI interrupts. NMI interrupts (and SMIs) may be blocked for one macroinstruction following an STI.

When protected-mode virtual interrupts are enabled, CPL is 3, and IOPL is less than 3; STI sets the VIF flag in the EFLAGS register, leaving IF unaffected.

Table 4-15 indicates the action of the STI instruction depending on the processor's mode of operation and the CPL/IOPL settings of the running program or procedure.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.
1. The STI instruction delays recognition of interrupts only if it is executed with EFLAGS.IF \(=0\). In a sequence of STI instructions, only the first instruction in the sequence is guaranteed to delay interrupts.
In the following instruction sequence, interrupts may be recognized before RET executes:
STI
STI
RET

Table 4-15. Decision Table for STI Results
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PE & VM & IOPL & CPL & PVI & VIP & VME & STI Result \\
\hline 0 & \(X\) & \(X\) & \(X\) & \(X\) & \(X\) & \(X\) & IF \(=1\) \\
\hline 1 & 0 & \(\geq\) CPL & \(X\) & \(X\) & \(X\) & \(X\) & IF \(=1\) \\
\hline 1 & 0 & \(<\) CPL & 3 & 1 & 0 & \(X\) & VIF \(=1\) \\
\hline 1 & 0 & \(<\) CPL & \(<3\) & \(X\) & \(X\) & \(X\) & GP Fault \\
\hline 1 & 0 & \(<\) CPL & \(X\) & 0 & \(X\) & \(X\) & GP Fault \\
\hline 1 & 0 & \(<\) CPL & \(X\) & \(X\) & 1 & \(X\) & GP Fault \\
\hline 1 & 1 & 3 & \(X\) & \(X\) & \(X\) & \(X\) & IF \(=1\) \\
\hline 1 & 1 & \(<3\) & \(X\) & \(X\) & 0 & 1 & VIF \(=1\) \\
\hline 1 & 1 & \(<3\) & \(X\) & \(X\) & 1 & \(X\) & GP Fault \\
\hline 1 & 1 & \(<3\) & \(X\) & \(X\) & \(X\) & 0 & GP Fault \\
\hline
\end{tabular}

NOTES:
\(X=\) This setting has no impact.

\section*{Operation}

IF \(P E=0\) (* Executing in real-address mode *)
THEN
IF \(\leftarrow 1\); (* Set Interrupt Flag *)
ELSE (* Executing in protected mode or virtual-8086 mode *)
IF VM \(=0\) (* Executing in protected mode*)
THEN
IF IOPL \(\geq\) CPL THEN

IF \(\leftarrow 1\); (* Set Interrupt Flag *)
ELSE IF \((\mathrm{IOPL}<\mathrm{CPL})\) and \((\mathrm{CPL}=3)\) and \((\mathrm{VIP}=0)\)

THEN
VIF \(\leftarrow 1\); (* Set Virtual Interrupt Flag *)
ELSE
\#GP(0);
Fl ;
Fl ;
ELSE (* Executing in Virtual-8086 mode *)
IF IOPL = 3
THEN
IF \(\leftarrow 1\); (* Set Interrupt Flag *)
ELSE
IF ( \((\mathrm{IOPL}<3)\) and \((\mathrm{VIP}=0)\) and \((\mathrm{VME}=1))\)
THEN
VIF \(\leftarrow 1\); (* Set Virtual Interrupt Flag *)ELSE\#GP(0); (* Trap to virtual-8086 monitor *)
Fl ;)
Fl ;
FI;
Fl ;
Flags Affected
The IF flag is set to 1 ; or the VIF flag is set to 1 .
Protected Mode Exceptions
\#GP(0) If the CPL is greater (has less privilege) than the IOPL of thecurrent program or procedure.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

\section*{STMXCSR-Store MXCSR Register State}
\begin{tabular}{|lllll|}
\hline Opcode*I & \begin{tabular}{l} 
Op/ \\
En \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
OF AE /3 & A & V/V & SSE & \begin{tabular}{l} 
Store contents of MXCSR \\
register to m32.
\end{tabular} \\
STMXCSR m32 & A & V/V & AVX & \begin{tabular}{l} 
Store contents of MXCSR \\
register to m32.
\end{tabular} \\
\begin{tabular}{l} 
VEX.LZ.OF.WIG AE 3 \\
VSTMXCSR m32
\end{tabular} & & & \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the contents of the MXCSR control and status register to the destination operand. The destination operand is a 32-bit memory location. The reserved bits in the MXCSR register are stored as 0s.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.
VEX.L must be 0 , otherwise instructions will \#UD.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

\section*{Operation}
\(\mathrm{m} 32 \leftarrow \mathrm{MXCSR} ;\)

Intel C/C++ Compiler Intrinsic Equivalent
_mm_getcsr(void)

\section*{SIMD Floating-Point Exceptions}

None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L= 1,
If VEX.vvvv != 1111B.

STOS/STOSB/STOSW/STOSD/STOSQ-Store String
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline AA & STOS m8 & A & Valid & Valid & For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI. \\
\hline \(A B\) & STOS m16 & A & Valid & Valid & For legacy mode, store \(A X\) at address ES:(E)DI; For 64bit mode store \(A X\) at address RDI or EDI. \\
\hline \(A B\) & STOS m32 & A & Valid & Valid & For legacy mode, store EAX at address ES:(E)DI; For 64bit mode store EAX at address RDI or EDI. \\
\hline REX.W + AB & STOS m64 & A & Valid & N.E. & Store RAX at address RDI or EDI. \\
\hline AA & STOSB & A & Valid & Valid & For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI. \\
\hline \(A B\) & STOSW & A & Valid & Valid & For legacy mode, store \(A X\) at address ES:(E)DI; For 64bit mode store \(A X\) at address RDI or EDI. \\
\hline AB & STOSD & A & Valid & Valid & For legacy mode, store EAX at address ES:(E)DI; For 64bit mode store EAX at address RDI or EDI. \\
\hline REX.W + AB & STOSQ & A & Valid & N.E. & Store RAX at address RDI or EDI. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

In non-64-bit and default 64-bit mode; stores a byte, word, or doubleword from the \(A L, A X\), or EAX register (respectively) into the destination operand. The destination operand is a memory location, the address of which is read from either the ES:EDI or ES:DI register (depending on the address-size attribute of the instruction and the
mode of operation). The ES segment cannot be overridden with a segment override prefix.
At the assembly-code level, two forms of the instruction are allowed: the "explicitoperands" form and the "no-operands" form. The explicit-operands form (specified with the STOS mnemonic) allows the destination operand to be specified explicitly. Here, the destination operand should be a symbol that indicates the size and location of the destination value. The source operand is then automatically selected to match the size of the destination operand (the AL register for byte operands, AX for word operands, EAX for doubleword operands). The explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the destination operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct location. The location is always specified by the ES:(E)DI register. These must be loaded correctly before the store string instruction is executed.

The no-operands form provides "short forms" of the byte, word, doubleword, and quadword versions of the STOS instructions. Here also ES:(E)DI is assumed to be the destination operand and \(A L, A X\), or EAX is assumed to be the source operand. The size of the destination and source operands is selected by the mnemonic: STOSB (byte read from register AL), STOSW (word from AX), STOSD (doubleword from EAX).

After the byte, word, or doubleword is transferred from the register to the memory location, the (E)DI register is incremented or decremented according to the setting of the DF flag in the EFLAGS register. If the DF flag is 0 , the register is incremented; if the DF flag is 1 , the register is decremented (the register is incremented or decremented by 1 for byte operations, by 2 for word operations, by 4 for doubleword operations).

In 64-bit mode, the default address size is 64 bits, 32 -bit address size is supported using the prefix 67 H . Using a REX prefix in the form of REX.W promotes operation on doubleword operand to 64 bits. The promoted no-operand mnemonic is STOSQ. STOSQ (and its explicit operands variant) store a quadword from the RAX register into the destination addressed by RDI or EDI. See the summary chart at the beginning of this section for encoding data and limits.

The STOS, STOSB, STOSW, STOSD, STOSQ instructions can be preceded by the REP prefix for block loads of ECX bytes, words, or doublewords. More often, however, these instructions are used within a LOOP construct because data needs to be moved into the AL, AX, or EAX register before it can be stored. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix.

\section*{Operation}

Non-64-bit Mode:
IF (Byte store)

\section*{THEN}

DEST \(\leftarrow A L ;\)
THEN IF DF \(=0\)
THEN \((E) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+1\);
ELSE (E)DI \(\leftarrow\) (E)DI - 1;
Fl ;
ELSE IF (Word store)
THEN
DEST \(\leftarrow A X ;\)
THEN IF DF \(=0\)
THEN \((E) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+2\);
ELSE (E)DI \(\leftarrow\) (E)DI - 2;
FI ;
FI;
ELSE IF (Doubleword store)
THEN
DEST \(\leftarrow\) EAX;
THEN IF DF \(=0\)
THEN \((E) \mathrm{DI} \leftarrow(E) \mathrm{DI}+4 ;\)
ELSE (E)DI \(\leftarrow\) (E)DI - 4;
FI ;
FI;
FI ;
64-bit Mode:
IF (Byte store)
THEN
DEST \(\leftarrow A L ;\)
THEN IF DF = 0
THEN \((R \mid E) D I \leftarrow(R \mid E) D I+1 ;\)
ELSE \((R \mid E) D I \leftarrow(R \mid E) D I-1 ;\)
Fl ;
ELSE IF (Word store)
THEN
DEST \(\leftarrow A X ;\)
THEN IF DF \(=0\)
THEN \((R \mid E) D I \leftarrow(R \mid E) D I+2 ;\)
ELSE \((R \mid E) D I \leftarrow(R \mid E) D I-2 ;\)
Fl ;
FI ;
ELSE IF (Doubleword store)
THEN
DEST \(\leftarrow E A X ;\)

THEN IF DF \(=0\)
THEN \((R \mid E) D I \leftarrow(R \mid E) D I+4 ;\)
ELSE \((R \mid E) D I \leftarrow(R \mid E) D I-4 ;\)
FI;
Fl ;
ELSE IF (Quadword store using REX.W )
THEN
DEST \(\leftarrow\) RAX;
THEN IF DF \(=0\)
THEN \((R \mid E) D I \leftarrow(R \mid E) D I+8 ;\)
ELSE \((R \mid E) D I \leftarrow(R \mid E) D I-8 ;\)
FI;
\(\mathrm{Fl} ;\)

FI;

Flags Affected
None.
Protected Mode Exceptions
\#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the limit of the ES segment.
If the ES register contains a NULL segment selector.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the ES segment limit.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the ES \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

\section*{STR-Store Task Register}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
OF \(00 / 1\)
\end{tabular} & STR \(r / m 16\)
\end{tabular} \begin{tabular}{ll} 
A & Valid
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the segment selector from the task register (TR) in the destination operand. The destination operand can be a general-purpose register or a memory location. The segment selector stored with this instruction points to the task state segment (TSS) for the currently running task.
When the destination operand is a 32 -bit register, the 16 -bit segment selector is copied into the lower 16 bits of the register and the upper 16 bits of the register are cleared. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of operand size.

In 64-bit mode, operation is the same. The size of the memory operand is fixed at 16 bits. In register stores, the 2-byte TR is zero extended if stored to a 64-bit register.
The STR instruction is useful only in operating-system software. It can only be executed in protected mode.

\section*{Operation}

DEST \(\leftarrow\) TR(SegmentSelector);

\section*{Flags Affected}

None.

\section*{Protected Mode Exceptions}
\#GP(0) If the destination is a memory operand that is located in a nonwritable segment or if the effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & If a page fault occurs.
\end{tabular}
\begin{tabular}{ll} 
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#UD
The STR instruction is not recognized in real-address mode.

\section*{Virtual-8086 Mode Exceptions}
\#UD The STR instruction is not recognized in virtual-8086 mode.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If the memory address is in a non-canonical form. \\
\#SS(U) & If the stack address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{SUB-Subtract}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline 2C ib & SUB AL, imm8 & A & Valid & Valid & Subtract imm8 from AL. \\
\hline 2D iw & SUB AX, imm16 & A & Valid & Valid & Subtract imm16 from AX. \\
\hline 2D id & SUB EAX, imm32 & A & Valid & Valid & Subtract imm32 from EAX. \\
\hline REX.W + 2D id & SUB RAX, imm32 & A & Valid & N.E. & Subtract imm32 signextended to 64-bits from RAX. \\
\hline \(80 / 5 \mathrm{ib}\) & SUB \(\mathrm{r} / \mathrm{m8}\), imm8 & B & Valid & Valid & Subtract imm8 from r/m8. \\
\hline REX + \(80 / 5 \mathrm{ib}\) & SUB r/m8*, imm8 & B & Valid & N.E. & Subtract imm8 from r/m8. \\
\hline \(81 / 5 \mathrm{iw}\) & SUB r/m16,
imm16 & B & Valid & Valid & Subtract imm16 from r/m16. \\
\hline \(81 / 5\) id & \[
\begin{aligned}
& \text { SUB r/m32, } \\
& \text { imm32 }
\end{aligned}
\] & B & Valid & Valid & Subtract imm32 from r/m32. \\
\hline \[
\begin{aligned}
& \text { REX.W + } 81 / 5 \\
& \text { id }
\end{aligned}
\] & SUB r/m64,
imm32 & B & Valid & N.E. & Subtract imm32 signextended to 64-bits from r/m64. \\
\hline \(83 / 5\) b & SUB r/m16, imm8 & B & Valid & Valid & Subtract sign-extended imm8 from r/m16. \\
\hline \(83 / 5\) ib & SUB r/m32, imm8 & B & Valid & Valid & Subtract sign-extended imm8 from r/m32. \\
\hline \[
\begin{aligned}
& \text { REX.W }+83 / 5 \\
& i b
\end{aligned}
\] & SUB r/m64, imm8 & B & Valid & N.E. & Subtract sign-extended imm8 from r/m64. \\
\hline \(28 / r\) & SUB r/m8, r8 & C & Valid & Valid & Subtract r 8 from \(\mathrm{r} / \mathrm{m8}\). \\
\hline REX + \(28 / r\) & SUB r/m8*, r8* & C & Valid & N.E. & Subtract r 8 from \(\mathrm{r} / \mathrm{m8}\). \\
\hline 29 /r & SUB r/m16, r16 & C & Valid & Valid & Subtract r 16 from \(\mathrm{r} / \mathrm{m} 16\). \\
\hline \(29 / r\) & SUB r/m32, r32 & C & Valid & Valid & Subtract r32 from r/m32. \\
\hline REX.W + \(29 / r\) & SUB r/m64, r32 & C & Valid & N.E. & Subtract r64 from r/m64. \\
\hline 2A/r & SUB r8, r/m8 & D & Valid & Valid & Subtract \(\mathrm{r} / \mathrm{m8}\) from r 8. \\
\hline REX + 2A/r & SUB r8*, r/m8* & D & Valid & N.E. & Subtract \(\mathrm{r} / \mathrm{m8}\) from r 8 . \\
\hline \(2 \mathrm{~B} / \mathrm{r}\) & SUB r16, r/m16 & D & Valid & Valid & Subtract r/m16 from r16. \\
\hline 2B/r & SUB r32, r/m32 & D & Valid & Valid & Subtract r/m32 from r32. \\
\hline REX.W + 2B /r & SUB r64, r/m64 & D & Valid & N.E. & Subtract r/m64 from r64. \\
\hline
\end{tabular}

NOTES:

\footnotetext{
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).
}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & AL/AX/EAX/RAX & imm8/26/32 & NA & NA \\
B & ModRM:r/m \((r, w)\) & imm8/26/32 & NA & NA \\
C & ModRM:r/m \((r, w)\) & ModRM:reg (r) & NA & NA \\
D & ModRM:reg \((r, w)\) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, register, or memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.
The SUB instruction performs integer subtraction. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate an overflow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.
This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

\section*{Operation}

DEST \(\leftarrow\) (DEST - SRC);

\section*{Flags Affected}

The \(\mathrm{OF}, \mathrm{SF}, \mathrm{ZF}, \mathrm{AF}, \mathrm{PF}\), and CF flags are set according to the result.

\section*{Protected Mode Exceptions}
\#GP(0) If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# \(\mathrm{AC}(0) \quad\) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & \begin{tabular}{l} 
If the LOCK prefix is used but the destination is not a memory \\
operand.
\end{tabular}
\end{tabular}

\section*{SUBPD-Subtract Packed Double-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \begin{tabular}{l}
64/32 bit \\
Mode \\
Support
\end{tabular} & CPUID Feature Flag & Description \\
\hline 66 0F 5C /r SUBPD xmm1, xmm2/m128 & A & V/V & SSE2 & Subtract packed doubleprecision floating-point values in \(x \mathrm{~mm} 2 / \mathrm{m} 128\) from xmm1. \\
\hline VEX.NDS.128.66.0F.WIG 5C/r VSUBPD xmm1,xmm2, xmm3/m128 & B & V/V & AVX & Subtract packed doubleprecision floating-point values in xmm3/mem from xmm2 and stores result in xmm1. \\
\hline VEX.NDS.256.66.0F.WIG 5C / VSUBPD ymm1, ymm2, ymm3/m256 & B & V/V & AVX & Subtract packed doubleprecision floating-point values in ymm3/mem from ymm2 and stores result in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD subtract of the two packed double-precision floating-point values in the source operand (second operand) from the two packed double-precision floatingpoint values in the destination operand (first operand), and stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

\section*{Operation}

\section*{SUBPD (128-bit Legacy SSE version)}

DEST[63:0] \(\leftarrow\) DEST[63:0] - SRC[63:0]
DEST[127:64] < DEST[127:64] - SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)
```

VSUBPD (VEX. }128\mathrm{ encoded version)
DEST[63:0] < SRC1[63:0] - SRC2[63:0]
DEST[127:64] < SRC1[127:64] - SRC2[127:64]
DEST[VLMAX-1:128] <0

```

\section*{VSUBPD (VEX. 256 encoded version)}

DEST[63:0] \(\leftarrow\) SRC1[63:0] - SRC2[63:0]
DEST[127:64] < SRC1[127:64] - SRC2[127:64]
DEST[191:128] \& SRC1[191:128] - SRC2[191:128]
DEST[255:192] \(\leftarrow\) SRC1[255:192] - SRC2[255:192]
Intel C/C++ Compiler Intrinsic Equivalent
SUBPD __m128d _mm_sub_pd (m128d a, m128d b)
VSUBPD __m256d _mm256_sub_pd (__m256d a, __m256d b);

\section*{SIMD Floating-Point Exceptions}

Overflow, Underflow, Invalid, Precision, Denormal.

\section*{Other Exceptions}

See Exceptions Type 2.

\section*{SUBPS-Subtract Packed Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
OF 5C/r \\
SUBPS xmm1 xmm2/m128
\end{tabular} & A & V/V & SSE & Subtract packed singleprecision floating-point values in xmm2/mem from xmm1. \\
\hline VEX.NDS.128.0F.WIG 5C/r VSUBPS xmm1,xmm2, xmm3/m128 & B & V/V & AVX & Subtract packed singleprecision floating-point values in xmm3/mem from xmm2 and stores result in xmm1. \\
\hline VEX.NDS.256.0F.WIG 5C/r VSUBPS ymm1, ymm2, ymm3/m256 & B & V/V & AVX & Subtract packed singleprecision floating-point values in ymm3/mem from ymm2 and stores result in ymm1. \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD subtract of the four packed single-precision floating-point values in the source operand (second operand) from the four packed single-precision floatingpoint values in the destination operand (first operand), and stores the packed singleprecision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

\section*{Operation}
```

SUBPS (128-bit Legacy SSE version)
DEST[31:0] $\leftarrow$ SRC1[31:0] - SRC2[31:0]
DEST[63:32] \& SRC1[63:32] - SRC2[63:32]
DEST[95:64] < SRC1[95:64] - SRC2[95:64]
DEST[127:96] < SRC1[127:96] - SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)

```

\section*{VSUBPS (VEX. 128 encoded version)}

DEST[31:0] \(\leqslant\) SRC1[31:0] - SRC2[31:0]
DEST[63:32] < SRC1[63:32] - SRC2[63:32]
DEST[95:64] < SRC1[95:64] - SRC2[95:64]
DEST[127:96] \(\leftarrow\) SRC1[127:96] - SRC2[127:96]
DEST[VLMAX-1:128] \(\leftarrow 0\)
VSUBPS (VEX. 256 encoded version)
DEST[31:0] \(\leftarrow\) SRC1[31:0] - SRC2[31:0]
DEST[63:32] ↔ SRC1[63:32] - SRC2[63:32]
DEST[95:64] < SRC1[95:64] - SRC2[95:64]
DEST[127:96] \& SRC1[127:96] - SRC2[127:96]
DEST[159:128] \(\leqslant\) SRC1[159:128] - SRC2[159:128]
DEST[191:160] \(\leftarrow ~ S R C 1[191: 160]\) - SRC2[191:160]
DEST[223:192] < SRC1[223:192] - SRC2[223:192]
DEST[255:224] \(\leftarrow\) SRC1[255:224] - SRC2[255:224].

Intel C/C++ Compiler Intrinsic Equivalent
SUBPS __m128 _mm_sub_ps(__m128 a, __m128 b)
VSUBPS __m256 _mm256_sub_ps (__m256 a, __m256 b);

\section*{SIMD Floating-Point Exceptions}

Overflow, Underflow, Invalid, Precision, Denormal.

\section*{Other Exceptions}

See Exceptions Type 2.

\section*{SUBSD—Subtract Scalar Double-Precision Floating-Point Values}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support \\
F2 OF 5C /r
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
SUBSD \(x m m 1, x m m 2 / m 64\) & A & V/V & SSE2 & \begin{tabular}{l} 
Subtracts the low double- \\
precision floating-point \\
values in \(x m m 2 / m e m 64\) \\
from \(x m m 1\).
\end{tabular} \\
VEX.NDS.LIG.F2.0F.WIG 5C/r & B & V/V & AVX & \begin{tabular}{l} 
Subtract the low double- \\
Vrecision floating-point \\
VSUBSD xmm1,xmm2, xmm3/m64
\end{tabular} \\
& & & & \begin{tabular}{l} 
value in xmm3/mem from \\
xmm2 and store the result \\
in xmm1.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r,w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Subtracts the low double-precision floating-point value in the source operand (second operand) from the low double-precision floating-point value in the destination operand (first operand), and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

\section*{SUBSD (128-bit Legacy SSE version)}

DEST[63:0] ↔ DEST[63:0] - SRC[63:0]
DEST[VLMAX-1:64] (Unmodified)

VSUBSD (VEX. 128 encoded version)
DEST[63:0] \(\leftarrow\) SRC1[63:0] - SRC2[63:0]
DEST[127:64] \(\leftarrow\) SRC1[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
SUBSD __m128d _mm_sub_sd (m128d a, m128d b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 3.

\section*{SUBSS-Subtract Scalar Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline F3 0F 5C /r SUBSS xmm1, xmm2/m32 & A & V/V & SSE & Subtract the lower singleprecision floating-point values in xmm2/m32 from xmm1. \\
\hline VEX.NDS.LIG.F3.0F.WIG 5C/r VSUBSS xmm1,xmm2, xmm3/m32 & B & V/V & AVX & Subtract the low singleprecision floating-point value in xmm3/mem from xmm2 and store the result in xmm 1 . \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg ( \(r, w)\) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Subtracts the low single-precision floating-point value in the source operand (second operand) from the low single-precision floating-point value in the destination operand (first operand), and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel \({ }^{\circledR}\) 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

\section*{SUBSS (128-bit Legacy SSE version)}

DEST[31:0] \& DEST[31:0] - SRC[31:0]
DEST[VLMAX-1:32] (Unmodified)

VSUBSS (VEX. 128 encoded version)
DEST[31:0] \(\leftarrow\) SRC1[31:0] - SRC2[31:0]
DEST[127:32] \(\leftarrow\) SRC1[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
SUBSS __m128 _mm_sub_ss(__m128a, __m128 b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 3.

\section*{SWAPGS-Swap GS Base Register}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode \\
OF \(01 / 7\)
\end{tabular} & SWAPGS & A
\end{tabular} \begin{tabular}{l} 
Valid \\
Leg Mode
\end{tabular} Description \begin{tabular}{l} 
Invalid
\end{tabular} \begin{tabular}{l} 
Exchanges the current GS \\
base register value with the \\
value contained in MSR \\
address C0000102H.
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

SWAPGS exchanges the current GS base register value with the value contained in MSR address C0000102H (MSR_KERNELGSbase). KernelGSbase is guaranteed to be canonical; so SWAPGS does not perform a canonical check. The SWAPGS instruction is a privileged instruction intended for use by system software.

When using SYSCALL to implement system calls, there is no kernel stack at the OS entry point. Neither is there a straightforward method to obtain a pointer to kernel structures from which the kernel stack pointer could be read. Thus, the kernel can't save general purpose registers or reference memory.
By design, SWAPGS does not require any general purpose registers or memory operands. No registers need to be saved before using the instruction. SWAPGS exchanges the CPL 0 data pointer from the KernelGSbase MSR with the GS base register. The kernel can then use the GS prefix on normal memory references to access kernel data structures. Similarly, when the OS kernel is entered using an interrupt or exception (where the kernel stack is already set up), SWAPGS can be used to quickly get a pointer to the kernel data structures.
The KernelGSbase MSR itself is only accessible using RDMSR/WRMSR instructions. Those instructions are only accessible at privilege level 0 . WRMSR will cause a \#GP(0) if the value to be written to KernelGSbase MSR is non-canonical.
See Table 4-16.
Table 4-16. SWAPGS Operation Parameters
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & \multicolumn{3}{|c|}{ ModR/M Byte } & \multicolumn{2}{c|}{ Instruction } \\
\hline \multirow{4}{*}{ OF 01 } & MOD & REG & R/M & \begin{tabular}{c} 
Not 64-bit \\
Mode
\end{tabular} & 64-bit Mode \\
\cline { 2 - 6 } & MOD \(\neq 11\) & 111 & \(x x x\) & INVLPG & INVLPG \\
\cline { 2 - 6 } & 11 & 111 & 000 & \#UD & SWAPGS \\
\cline { 2 - 6 } & 11 & 111 & \(\neq 000\) & \#UD & \#UD \\
\hline
\end{tabular}

\section*{Operation}

IF CS.L \(\neq 1\) (* Not in 64-Bit Mode *)
THEN
\#UD; FI;
IF CPL \(\neq 0\)
THEN \#GP(0); FI;
tmp \(\leftarrow\) GS(BASE);
GS(BASE) \(\leftarrow\) KERNELGSbase;
KERNELGSbase \(\leftarrow\) tmp;

Flags Affected
None
Protected Mode Exceptions
\#UD If Mode \(\neq 64\)-Bit.
Real-Address Mode Exceptions
\#UD If Mode \(\neq 64\)-Bit.
Virtual-8086 Mode Exceptions
\#UD If Mode \(\neq 64\)-Bit.
Compatibility Mode Exceptions
\#UD If Mode \(\neq 64\)-Bit.
64-Bit Mode Exceptions
\#GP(0)
If CPL \(\neq 0\).
If the LOCK prefix is used.

\section*{SYSCALL—Fast System Call}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
OF 05
\end{tabular} & SYSCALL
\end{tabular} \begin{tabular}{ll} 
A & Valid
\end{tabular} \begin{tabular}{l} 
Invalid
\end{tabular} \begin{tabular}{l} 
Fast call to privilege level 0 \\
system procedures.
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

SYSCALL saves the RIP of the instruction following SYSCALL to RCX and loads a new RIP from the IA32_LSTAR (64-bit mode). Upon return, SYSRET copies the value saved in RCX to the RIP.

SYSCALL saves RFLAGS (lower 32 bit only) in R11. It then masks RFLAGS with an OS-defined value using the IA32_FMASK (MSR C000_0084). The actual mask value used by the OS is the complement of the value written to the IA32_FMASK MSR. None of the bits in RFLAGS are automatically cleared (except for RF). SYSRET restores RFLAGS from R11 (the lower 32 bits only).
Software should not alter the CS or SS descriptors in a manner that violates the following assumptions made by SYSCALL/SYSRET:
- The CS and SS base and limit remain the same for all processes, including the operating system (the base is OH and the limit is OFFFFFFFFH).
- The CS of the SYSCALL target has a privilege level of 0 .
- The CS of the SYSRET target has a privilege level of 3 .

SYSCALL/SYSRET do not check for violations of these assumptions.

\section*{Operation}

IF (CS.L \(\neq 1\) ) or (IA32_EFER.LMA \(\neq 1\) ) or (IA32_EFER.SCE \(\neq 1\) )
(* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *)
THEN \#UD; FI;
\(R C X \leftarrow R I P ;\)
RIP \(\leftarrow\) LSTAR_MSR;
\(\mathrm{R} 11 \leftarrow\) EFLAGS;
EFLAGS \(\leftarrow(\) EFLAGS MASKED BY IA32_FMASK);
CPL \(\leftarrow 0\);
CS(SEL) \(\leftarrow\) IA32_STAR_MSR[47:32];
\(C S(D P L) \leftarrow 0 ;\)
\(\mathrm{CS}(\mathrm{BASE}) \leftarrow 0\);
```

CS(LIMIT) \leftarrow0xFFFFFF;
CS(GRANULAR) \leftarrow 1;
SS(SEL) \leftarrowIA32_STAR_MSR[47:32] + 8;
SS(DPL) \leftarrow0;
SS(BASE) \leftarrow0;
SS(LIMIT) \leftarrow0xFFFFFF;
SS(GRANULAR) \leftarrow 1;

```

Flags Affected
All.

Protected Mode Exceptions
\#UD
If Mode \(\neq 64\)-bit.

Real-Address Mode Exceptions
\#UD
If Mode \(\neq 64\)-bit.

Virtual-8086 Mode Exceptions
\#UD
If Mode \(=64\)-bit.

Compatibility Mode Exceptions
\#UD
If Mode \(\neq 64\)-bit.
64-Bit Mode Exceptions
\#UD
If IA32_EFER.SCE \(=0\).
If the LOCK prefix is used.

\section*{SYSENTER-Fast System Call}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
OF 34
\end{tabular} & SYSENTER
\end{tabular} \begin{tabular}{ll} 
A & Valid
\end{tabular} \begin{tabular}{l} 
Valid
\end{tabular} \begin{tabular}{l} 
Fast call to privilege level 0 \\
system procedures.
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Executes a fast call to a level 0 system procedure or routine. SYSENTER is a companion instruction to SYSEXIT. The instruction is optimized to provide the maximum performance for system calls from user code running at privilege level 3 to operating system or executive procedures running at privilege level 0.
Prior to executing the SYSENTER instruction, software must specify the privilege level 0 code segment and code entry point, and the privilege level 0 stack segment and stack pointer by writing values to the following MSRs:
- IA32_SYSENTER_CS - Contains a 32-bit value, of which the lower 16 bits are the segment selector for the privilege level 0 code segment. This value is also used to compute the segment selector of the privilege level 0 stack segment.
- IA32_SYSENTER_EIP - Contains the 32-bit offset into the privilege level 0 code segment to the first instruction of the selected operating procedure or routine.
- IA32_SYSENTER_ESP - Contains the 32-bit stack pointer for the privilege level 0 stack.

These MSRs can be read from and written to using RDMSR/WRMSR. Register addresses are listed in Table 4-17. The addresses are defined to remain fixed for future Intel 64 and IA-32 processors.

Table 4-17. MSRs Used By the SYSENTER and SYSEXIT Instructions
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ MSR } & Address \\
\hline IA32_SYSENTER_CS & 174 H \\
\hline IA32_SYSENTER_ESP & 175 H \\
\hline IA32_SYSENTER_EIP & 176 H \\
\hline
\end{tabular}

When SYSENTER is executed, the processor:
1. Loads the segment selector from the IA32_SYSENTER_CS into the CS register.
2. Loads the instruction pointer from the IA32_SYSENTER_EIP into the EIP register.
3. Adds 8 to the value in IA32_SYSENTER_CS and loads it into the SS register.
4. Loads the stack pointer from the IA32_SYSENTER_ESP into the ESP register.
5. Switches to privilege level 0 .
6. Clears the VM flag in the EFLAGS register, if the flag is set.
7. Begins executing the selected system procedure.

The processor does not save a return IP or other state information for the calling procedure.
The SYSENTER instruction always transfers program control to a protected-mode code segment with a DPL of 0 . The instruction requires that the following conditions are met by the operating system:
- The segment descriptor for the selected system code segment selects a flat, 32 -bit code segment of up to 4 GBytes, with execute, read, accessed, and nonconforming permissions.
- The segment descriptor for selected system stack segment selects a flat 32-bit stack segment of up to 4 GBytes, with read, write, accessed, and expand-up permissions.
The SYSENTER instruction can be invoked from all operating modes except realaddress mode.

The SYSENTER and SYSEXIT instructions are companion instructions, but they do not constitute a call/return pair. When executing a SYSENTER instruction, the processor does not save state information for the user code, and neither the SYSENTER nor the SYSEXIT instruction supports passing parameters on the stack.
To use the SYSENTER and SYSEXIT instructions as companion instructions for transitions between privilege level 3 code and privilege level 0 operating system procedures, the following conventions must be followed:
- The segment descriptors for the privilege level 0 code and stack segments and for the privilege level 3 code and stack segments must be contiguous in the global descriptor table. This convention allows the processor to compute the segment selectors from the value entered in the SYSENTER_CS_MSR MSR.
- The fast system call "stub" routines executed by user code (typically in shared libraries or DLLs) must save the required return IP and processor state information if a return to the calling procedure is required. Likewise, the operating system or executive procedures called with SYSENTER instructions must have access to and use this saved return and state information when returning to the user code.
The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature flag returned to the EDX register by the CPUID instruction. An operating system that qualifies the SEP flag must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present. For example:

IF CPUID SEP bit is set

THEN IF (Family \(=6\) ) and (Model < 3) and (Stepping < 3)
THEN
SYSENTER/SYSEXIT_Not_Supported; FI;
ELSE
SYSENTER/SYSEXIT_Supported; FI;
FI;
When the CPUID instruction is executed on the Pentium Pro processor (model 1), the processor returns a the SEP flag as set, but does not support the SYSENTER/SYSEXIT instructions.

\section*{Operation}

IF CRO.PE = 0 THEN \#GP(0); Fl;
IF SYSENTER_CS_MSR[15:2] = 0 THEN \#GP(0); Fl;
EFLAGS.VM \(\leftarrow 0\); (* ensures protected mode execution *)
EFLAGS.IF \(\leftarrow 0\);
(* Mask interrupts *)
EFLAGS.RF \(\leftarrow 0\);
CS.SEL \(\leftarrow\) SYSENTER_CS_MSR
(* Operating system provides CS *)
(* Set rest of CS to a fixed value *)
CS.SEL.RPL \(\leftarrow 0\);
CS.BASE \(\leftarrow 0\);
CS.ARbyte.G \(\leftarrow 1\);
(* Flat segment *)
CS.ARbyte. \(S \leftarrow 1\);
CS.ARbyte.TYPE \(\leftarrow\) 1011B;
(* Execute + Read, Accessed *)
CS.ARbyte.D \(\leftarrow\) 1;
(* 32-bit code segment*)
CS.ARbyte.DPL \(\leftarrow\); ;
CS.ARbyte. P \(\leftarrow\) 1;
CS.LIMIT \(\leftarrow\) FFFFFH; (* with 4-KByte granularity, implies a 4-GByte limit *)
CPL \(\leftarrow 0\);
SS.SEL \(\leftarrow \mathrm{CS} . S E L+8 ;\)
(* Set rest of SS to a fixed value *)
SS.SEL.RPL \(\leftarrow 0\);
SS.BASE \(\leftarrow 0\); (* Flat segment *)
SS.ARbyte.G \(\leftarrow\) 1;
(* 4-KByte granularity *)
SS.ARbyte. \(S \leftarrow 1\);
SS.ARbyte.TYPE \(\leftarrow 0011 \mathrm{~B}\); (* Read/Write, Accessed *)
SS.ARbyte.D \(\leftarrow 1\);
(* 32-bit stack segment*)
SS.ARbyte.DPL \(\leftarrow 0\);
SS.ARbyte.P \(\leftarrow\) 1;
SS.LIMIT \(\leftarrow\) FFFFFF;
(* with 4-KByte granularity, implies a 4-GByte limit *)
ESP \(\leftarrow\) SYSENTER_ESP_MSR;

EIP \(\leftarrow\) SYSENTER_EIP_MSR;

\section*{IA-32e Mode Operation}

In IA-32e mode, SYSENTER executes a fast system calls from user code running at privilege level 3 (in compatibility mode or 64-bit mode) to 64-bit executive procedures running at privilege level 0 . This instruction is a companion instruction to the SYSEXIT instruction.

In IA-32e mode, the IA32_SYSENTER_EIP and IA32_SYSENTER_ESP MSRs hold 64-bit addresses and must be in canonical form; IA32_SYSENTER_CS must not contain a NULL selector.

When SYSENTER transfers control, the following fields are generated and bits set:
- Target code segment - Reads non-NULL selector from IA32_SYSENTER_CS.
- New CS attributes - L-bit = 1 (go to 64-bit mode); CS base = 0, CS limit = FFFFFFFFFH.
- Target instruction - Reads 64-bit canonical address from IA32_SYSENTER_EIP.
- Stack segment - Computed by adding 8 to the value from IA32_SYSENTER_CS.
- Stack pointer - Reads 64-bit canonical address from IA32_SYSENTER_ESP.
- New SS attributes - SS base \(=0\), SS limit \(=\) FFFFFFFFFH.

Flags Affected
VM, IF, RF (see Operation above)
Protected Mode Exceptions
\#GP(0) If IA32_SYSENTER_CS[15:2] \(=0\).
\#UD If the LOCK prefix is used.

\section*{Real-Address Mode Exceptions}
\#GP If protected mode is not enabled.
\#UD If the LOCK prefix is used.

\section*{Virtual-8086 Mode Exceptions}

Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

INSTRUCTION SET REFERENCE, N-Z

\section*{64-Bit Mode Exceptions}

Same exceptions as in protected mode.

\section*{SYSEXIT-Fast Return from Fast System Call}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF 35 & SYSEXIT & A & Valid & Valid & \begin{tabular}{l} 
Fast return to privilege level \\
3 user code.
\end{tabular} \\
REX.W + OF 35 & SYSEXIT & A & Valid & Valid & \begin{tabular}{l} 
Fast return to 64-bit mode \\
privilege level 3 user code.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Executes a fast return to privilege level 3 user code. SYSEXIT is a companion instruction to the SYSENTER instruction. The instruction is optimized to provide the maximum performance for returns from system procedures executing at protections levels 0 to user procedures executing at protection level 3. It must be executed from code executing at privilege level 0.
Prior to executing SYSEXIT, software must specify the privilege level 3 code segment and code entry point, and the privilege level 3 stack segment and stack pointer by writing values into the following MSR and general-purpose registers:
- IA32_SYSENTER_CS - Contains a 32-bit value, of which the lower 16 bits are the segment selector for the privilege level 0 code segment in which the processor is currently executing. This value is used to compute the segment selectors for the privilege level 3 code and stack segments.
- EDX - Contains the 32-bit offset into the privilege level 3 code segment to the first instruction to be executed in the user code.
- ECX - Contains the 32-bit stack pointer for the privilege level 3 stack.

The IA32_SYSENTER_CS MSR can be read from and written to using RDMSR/WRMSR. The register address is listed in Table 4-17. This address is defined to remain fixed for future Intel 64 and IA-32 processors.
When SYSEXIT is executed, the processor:
1. Adds 16 to the value in IA32_SYSENTER_CS and loads the sum into the CS selector register.
2. Loads the instruction pointer from the EDX register into the EIP register.
3. Adds 24 to the value in IA32_SYSENTER_CS and loads the sum into the SS selector register.
4. Loads the stack pointer from the ECX register into the ESP register.
5. Switches to privilege level 3.
6. Begins executing the user code at the EIP address.

See "SWAPGS—Swap GS Base Register" in this chapter for information about using the SYSENTER and SYSEXIT instructions as companion call and return instructions.

The SYSEXIT instruction always transfers program control to a protected-mode code segment with a DPL of 3 . The instruction requires that the following conditions are met by the operating system:
- The segment descriptor for the selected user code segment selects a flat, 32-bit code segment of up to 4 GBytes, with execute, read, accessed, and nonconforming permissions.
- The segment descriptor for selected user stack segment selects a flat, 32-bit stack segment of up to 4 GBytes, with expand-up, read, write, and accessed permissions.

The SYSEXIT instruction can be invoked from all operating modes except realaddress mode and virtual 8086 mode.

The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature flag returned to the EDX register by the CPUID instruction. An operating system that qualifies the SEP flag must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present. For example:

IF CPUID SEP bit is set
THEN IF (Family = 6) and (Model < 3) and (Stepping < 3)
THEN
SYSENTER/SYSEXIT_Not_Supported; FI;
ELSE
SYSENTER/SYSEXIT_Supported; Fl;
FI;
When the CPUID instruction is executed on the Pentium Pro processor (model 1), the processor returns a the SEP flag as set, but does not support the SYSENTER/SYSEXIT instructions.

\section*{Operation}

IF SYSENTER_CS_MSR[15:2] = 0 THEN \#GP(0); FI;
IF CRO.PE \(=0\) THEN \#GP(0); Fl;
IF CPL \(=0\) THEN \#GP(0); FI;
CS.SEL \(\leftarrow(\) SYSENTER_CS_MSR + 16); (* Segment selector for return CS *)
(* Set rest of CS to a fixed value *)
CS.SEL.RPL \(\leftarrow 3\);
CS.BASE \(\leftarrow 0\); (* Flat segment *)
```

CS.ARbyte.G \leftarrow 1;
CS.ARbyte.S \leftarrow 1;
CS.ARbyte.TYPE \leftarrow 1011B;
CS.ARbyte.D }\leftarrow 1
CS.ARbyte.DPL \leftarrow3;
CS.ARbyte.P \leftarrow 1;
CS.LIMIT \leftarrowFFFFFFH;
CPL}\leftarrow3
SS.SEL \leftarrow (SYSENTER_CS_MSR + 24);
(* Set rest of SS to a fixed value *);
SS.SEL.RPL \leftarrow3;
SS.BASE \leftarrow 0;
SS.ARbyte.G \leftarrow1;
SS.ARbyte.S \leftarrow 1;
SS.ARbyte.TYPE \leftarrow0011B;
SS.ARbyte.D \leftarrow 1;
SS.ARbyte.DPL \leftarrow 3;
SS.ARbyte.P \leftarrow 1;
SS.LIMIT }\leftarrowFFFFFFH; (* with 4-KByte granularity, implies a 4-GByte limit *)
ESP \leftarrowECX;
EIP}\leftarrowEDX

```

\section*{IA-32e Mode Operation}

In IA-32e mode, SYSEXIT executes a fast system calls from a 64-bit executive procedures running at privilege level 0 to user code running at privilege level 3 (in compatibility mode or 64-bit mode). This instruction is a companion instruction to the SYSENTER instruction.

In IA-32e mode, the IA32_SYSENTER_EIP and IA32_SYSENTER_ESP MSRs hold 64-bit addresses and must be in canonical form; IA32_SYSENTER_CS must not contain a NULL selector.

When the SYSEXIT instruction transfers control to 64-bit mode user code using REX.W, the following fields are generated and bits set:
- Target code segment - Computed by adding 32 to the value in the IA32_SYSENTER_CS.
- New CS attributes - L-bit = 1 (go to 64-bit mode).
- Target instruction - Reads 64-bit canonical address in RDX.
- Stack segment - Computed by adding 8 to the value of CS selector.
- Stack pointer - Update RSP using 64-bit canonical address in RCX.

When SYSEXIT transfers control to compatibility mode user code when the operand size attribute is 32 bits, the following fields are generated and bits set:
- Target code segment - Computed by adding 16 to the value in IA32_SYSENTER_CS.
- New CS attributes - L-bit \(=0\) (go to compatibility mode).
- Target instruction - Fetch the target instruction from 32-bit address in EDX.
- Stack segment - Computed by adding 24 to the value in IA32_SYSENTER_CS.
- Stack pointer - Update ESP from 32-bit address in ECX.

\section*{Flags Affected}

None.
\begin{tabular}{ll} 
Protected Mode Exceptions \\
\#GP(0) & If IA32_SYSENTER_CS[15:2] \(=0\). \\
& If \(C P L \neq 0\). \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Real-Address Mode Exceptions
\#GP If protected mode is not enabled.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) Always.

Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#GP(0)
If IA32_SYSENTER_CS = 0.
If CPL \(\neq 0\).
If ECX or EDX contains a non-canonical address.
\#UD If the LOCK prefix is used.

\section*{SYSRET-Return From Fast System Call}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF 07 & SYSRET & A & Valid & Invalid & \begin{tabular}{l} 
Return to compatibility \\
mode from fast system call
\end{tabular} \\
REX.W + OF 07 & SYSRET & A & Valid & Invalid & \begin{tabular}{l} 
Return to 64-bit mode from \\
fast system call
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

SYSCALL saves the RIP of the instruction following the SYSCALL into RCX and loads the new RIP from the LSTAR (64-bit mode only). Upon return, SYSRET copies the value saved in RCX to the RIP.

In a return to 64-bit mode using Osize 64, SYSRET sets the CS selector value to MSR IA32_STAR[63:48] +16. The SS is set to IA32_STAR[63:48] + 8 .

SYSRET transfer control to compatibility mode using Osize 32. The CS selector value is set to MSR IA32_STAR[63:48]. The SS is set to IA32_STAR[63:48] + 8.

It is the responsibility of the OS to keep descriptors in the GDT/LDT that correspond to selectors loaded by SYSCALL/SYSRET consistent with the base, limit and attribute values forced by the these instructions.
Software should not alter the CS or SS descriptors in a manner that violates the following assumptions made by SYSCALL/SYSRET:
- CS and SS base and limit remain the same for all processes, including the operating system.
- CS of the SYSCALL target has a privilege level of 0 .
- CS of the SYSRET target has a privilege level of 3 .

SYSCALL/SYSRET do not check for violations of these assumptions.

\section*{Operation}

IF (CS.L \(\neq 1\) ) or (IA32_EFER.LMA \(\neq 1\) ) or (IA32_EFER.SCE \(\neq 1\) )
(* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *)
THEN \#UD; FI;
IF (CPL \(\neq 0\) )
THEN \#GP(0); Fl;
IF (RCX = CANONICAL_ADDRESS)
```

    THEN #GP(0); Fl;
    IF (OPERAND_SIZE = 64)
THEN (* Return to 64-Bit Mode *)
EFLAGS }\leftarrow\mathrm{ R11;
CPL}\leftarrow0\times3
CS(SEL) \leftarrow IA32_STAR[63:48] + 16;
CS(PL) \leftarrow0x3;
SS(SEL) \leftarrowIA32_STAR[63:48] + 8;
SS(PL)\leftarrow0x3;
RIP \leftarrowRCX;
ELSE (* Return to Compatibility Mode *)
EFLAGS }\leftarrow\mathrm{ R11;
CPL}\leftarrow0\times3
CS(SEL) \leftarrowIA32_STAR[63:48];
CS(PL) \leftarrow0x3;
SS(SEL) \leftarrowIA32_STAR[63:48] + 8;
SS(PL) \leftarrow0x3;
EIP }\leftarrow\mathrm{ ECX;
Fl;
Flags Affected
VM, IF, RF.
Protected Mode Exceptions
\#UD If Mode }==64\mathrm{ -Bit.
Real-Address Mode Exceptions
\#UD If Mode }==64-Bit
Virtual-8086 Mode Exceptions
\#UD If Mode == 64-Bit.
Compatibility Mode Exceptions
\#UD If Mode ==64-Bit.
64-Bit Mode Exceptions
\#UD
If IA32_EFER.SCE bit = 0.
If the LOCK prefix is used.
\#GP(0) If CPL}\not=0\mathrm{ 0.
If ECX contains a non-canonical address.

```

TEST-Logical Compare
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline A8 ib & TEST AL, imm8 & A & Valid & Valid & AND imm8 with AL; set SF, ZF, PF according to result. \\
\hline A9 iw & TEST AX, imm16 & A & Valid & Valid & AND imm16 with AX; set SF, ZF, PF according to result. \\
\hline A9 id & TEST EAX, imm32 & A & Valid & Valid & AND imm32 with EAX; set \(S F, Z F, P F\) according to result. \\
\hline REX.W + A9 id & TEST RAX, imm32 & A & Valid & N.E. & AND imm32 sign-extended to 64-bits with RAX; set SF, ZF, PF according to result. \\
\hline F6 /0 ib & TEST r/m8, imm8 & B & Valid & Valid & AND imm8 with \(\mathrm{r} / \mathrm{m8}\); set SF, ZF, PF according to result. \\
\hline REX + F6 /0 ib & TEST r/m8*, imm8 & B & Valid & N.E. & AND imm8 with r/m8; set SF, ZF, PF according to result. \\
\hline F7 /0 iw & TEST r/m16, imm16 & B & Valid & Valid & AND imm16 with \(\mathrm{r} / \mathrm{m} 16\); set SF, ZF, PF according to result. \\
\hline F7 /0 id & TEST r/m32, imm32 & B & Valid & Valid & AND imm32 with r/m32; set SF, ZF, PF according to result. \\
\hline \[
\begin{aligned}
& \text { REX.W + F7 /O } \\
& \text { id }
\end{aligned}
\] & TEST r/m64, imm32 & B & Valid & N.E. & AND imm32 sign-extended to 64-bits with r/m64; set SF, ZF, PF according to result. \\
\hline \(84 / r\) & TEST r/m8, r 8 & C & Valid & Valid & AND 88 with \(\mathrm{r} / \mathrm{m8}\); set SF, ZF, PF according to result. \\
\hline REX + \(84 /\) r & TEST r/m8*, 8** \(^{*}\) & C & Valid & N.E. & AND r8 with r/m8; set SF, ZF, PF according to result. \\
\hline 85 /r & TEST r/m16, r16 & C & Valid & Valid & AND r16 with r/m16; set SF, ZF, PF according to result. \\
\hline 85 /r & TEST r/m32, r32 & C & Valid & Valid & AND r32 with r/m32; set SF, ZF, PF according to result. \\
\hline REX.W + 85 /r & TEST r/m64, r64 & C & Valid & N.E. & AND r64 with r/m64; set SF, ZF, PF according to result. \\
\hline
\end{tabular}

\section*{NOTES:}
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & AL/AX/EAX/RAX & imm8/16/32 & NA & NA \\
B & ModRM:r/m (r) & imm8/16/32 & NA & NA \\
C & ModRM:r/m (r) & ModRM:reg (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Computes the bit-wise logical AND of first operand (source 1 operand) and the second operand (source 2 operand) and sets the SF, ZF, and PF status flags according to the result. The result is then discarded.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

TEMP \(\leftarrow\) SRC1 AND SRC2;
SF \(\leftarrow M S B(T E M P) ;\)
IF TEMP \(=0\)
THEN ZF \(\leftarrow 1\);
ELSE ZF \(\leftarrow 0\);
FI:
PF \(\leftarrow\) BitwiseXNOR(TEMP[0:7]);
\(C F \leftarrow 0\);
\(\mathrm{OF} \leftarrow 0\);
(* AF is undefined *)

\section*{Flags Affected}

The OF and CF flags are set to 0 . The SF, ZF, and PF flags are set according to the result (see the "Operation" section above). The state of the AF flag is undefined.

\section*{Protected Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment selector.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{UCOMISD—Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support \\
66 OF 2E /r
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
UCOMISD xmm1, xmm2/m64 & A & V/V & SSE2 & \begin{tabular}{l} 
Compares (unordered) the \\
low double-precision \\
floating-point values in \\
xmm1 and xmm2/m64 and \\
set the EFLAGS accordingly.
\end{tabular} \\
VEX.LIG.66.0F.WIG 2E/r & A & V/V & AVX & \begin{tabular}{l} 
Compare low double \\
\end{tabular} \\
VUCOMISD xmm1, xmm2/m64 & & & & \begin{tabular}{l} 
values in xmm1 and \\
xmm2/mem64 and set the \\
EFLAGS flags accordingly.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (г) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs and unordered compare of the double-precision floating-point values in the low quadwords of source operand 1 (first operand) and source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0 . The unordered result is returned if either source operand is a NaN (QNaN or SNaN).
Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 64 bit memory location.

The UCOMISD instruction differs from the COMISD instruction in that it signals a SIMD floating-point invalid operation exception (\#I) only when a source operand is an SNaN. The COMISD instruction signals an invalid operation exception if a source operand is either a QNaN or an SNaN.
The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vVVv is reserved and must be 1111b, otherwise instructions will \#UD.
Operation
RESULT \(\leftarrow\) UnorderedCompare(SRC1[63:0] < > SRC2[63:0]) \{(* Set EFLAGS *)CASE (RESULT) OF
UNORDERED: \(\quad Z F, P F, C F \leftarrow 111 ;\)
GREATER_THAN:

\[
\text { ZF, PF, CF } \leftarrow 000 ;
\]
\[
\text { LESS_THAN: } \quad \text { ZF, PF, CF } \leftarrow 001 ;
\]
\[
\text { EQUAL: } \quad Z F, P F, C F \leftarrow 100 ;
\]
ESAC;\(\mathrm{OF}, \mathrm{AF}, \mathrm{SF} \leftarrow 0\);
Intel C/C++ Compiler Intrinsic Equivalent
int _mm_ucomieq_sd(__ ..... m128d a, __m128d b)
int _mm_ucomilt_sd(__m128d a,_m128d b)int _mm_ucomile_sd(__m128d a,__m128d b)int _mm_ucomigt_sd(__m128d a, __m128d b)
int _mm_ucomige_sd(__ ..... m128d a, __m128d b)
int _mm_ucomineq_sd(__ m128d a,

\(\qquad\)
 m128d b)
SIMD Floating-Point Exceptions
Invalid (if SNaN operands), Denormal.
Other Exceptions
See Exceptions Type 3; additionally
\#UD If VEX.vvvv != 1111B.

\section*{UCOMISS-Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & \begin{tabular}{l}
CPUID \\
Feature Flag
\end{tabular} & Description \\
\hline OF \(2 \mathrm{E} / \mathrm{r}\) UCOMISS xmm1, xmm2/m32 & A & V/V & SSE & Compare lower singleprecision floating-point value in \(x m m 1\) register with lower single-precision floating-point value in xmm2/mem and set the status flags accordingly. \\
\hline \begin{tabular}{l}
VEX.LIG.OF.WIG 2E/r \\
VUCOMISS xmm1, xmm2/m32
\end{tabular} & A & V/V & AVX & Compare low single precision floating-point values in xmm 1 and xmm2/mem32 and set the EFLAGS flags accordingly. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs and unordered compare of the single-precision floating-point values in the low doublewords of the source operand 1 (first operand) and the source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). In The OF, SF and AF flags in the EFLAGS register are set to 0 . The unordered result is returned if either source operand is a NaN (QNaN or SNaN ).
Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 32 bit memory location.
The UCOMISS instruction differs from the COMISS instruction in that it signals a SIMD floating-point invalid operation exception (\#I) only when a source operand is an SNaN. The COMISS instruction signals an invalid operation exception if a source operand is either a QNaN or an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.
Operation
RESULT \(\leftarrow\) UnorderedCompare(SRC1[31:0] <> SRC2[31:0]) \{(* Set EFLAGS *)CASE (RESULT) OF
UNORDERED: \(\quad Z F, P F, C F \leftarrow 111 ;\)
GREATER_THAN: \(\quad \mathrm{ZF}, \mathrm{PF}, \mathrm{CF} \leftarrow 000\);
LESS_THAN: ..... ZF,PF,CF \(\leftarrow 001\);
EQUAL: ZF,PF,CF \(\leftarrow 100\);
ESAC;OF,AF,SF \(\leftarrow 0\);
Intel C/C++ Compiler Intrinsic Equivalent
int _mm_ucomieq_ss(__m ..... m128 a, _m128 b)
int _mm_ucomilt_ss(__m ..... m128 a, __m128 b)
int _mm_ucomile_ss(__m128 a, ..... m128 b)
int _mm_ucomigt_ss(_ ..... m128 a, __m128 b)
int _mm_ucomige_ss(__ m128a, ..... _m128 b)
int _mm_ucomineq_ss( m128 a,

\(\qquad\)
 m128 b)
SIMD Floating-Point Exceptions
Invalid (if SNaN operands), Denormal.
Other Exceptions
See Exceptions Type 3; additionally
\#UD If VEX.vvvv != 1111B.

\section*{UD2-Undefined Instruction}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
OF OB
\end{tabular} & UD2
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Generates an invalid opcode exception. This instruction is provided for software testing to explicitly generate an invalid opcode exception. The opcode for this instruction is reserved for this purpose.

Other than raising the invalid opcode exception, this instruction has no effect on processor state or memory.
Even though it is the execution of the UD2 instruction that causes the invalid opcode exception, the instruction pointer saved by delivery of the exception references the UD2 instruction (and not the following instruction).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

\section*{Operation}
\#UD (* Generates invalid opcode exception *);

\section*{Flags Affected}

None.

Exceptions (All Operating Modes)
\#UD Raises an invalid opcode exception in all operating modes.

\section*{UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline \begin{tabular}{l}
66 OF 15 /г \\
UNPCKHPD xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE2 & Unpacks and Interleaves double-precision floatingpoint values from high quadwords of \(x \mathrm{~mm} 1\) and xmm2/m128. \\
\hline VEX.NDS.128.66.0F.WIG 15 /r VUNPCKHPD xmm1,xmm2, xmm3/m128 & B & V/V & AVX & Unpacks and Interleaves double precision floatingpoint values from high quadwords of \(x \mathrm{~mm} 2\) and xmm3/m128. \\
\hline VEX.NDS.256.66.0F.WIG 15 /г VUNPCKHPD ymm1,ymm2, ymm3/m256 & B & V/V & AVX & Unpacks and Interleaves double precision floatingpoint values from high quadwords of ymm2 and ymm3/m256. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an interleaved unpack of the high double-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-17.


Figure 4-17. UNPCKHPD Instruction High Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16 -byte boundary and normal segment checking will still be enforced.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

\section*{Operation}

UNPCKHPD (128-bit Legacy SSE version)
DEST[63:0] \& SRC1[127:64]
DEST[127:64] < SRC2[127:64]
DEST[VLMAX-1:128] (Unmodified)
VUNPCKHPD (VEX. 128 encoded version)
DEST[63:0] < SRC1[127:64]
DEST[127:64] \(\leftarrow\) SRC2[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VUNPCKHPD (VEX. 256 encoded version)}

DEST[63:0] \(\leftarrow\) SRC1[127:64]

DEST[127:64] \(\leftarrow \operatorname{SRC2[127:64]~}\)
DEST[191:128] < SRC1[255:192]
DEST[255:192] < SRC2[255:192]

Intel C/C++ Compiler Intrinsic Equivalent
UNPCKHPD__m128d _mm_unpackhi_pd(__m128d a, __m128d b)
UNPCKHPD __m256d _mm256_unpackhi_pd(__m256d a, __m256d b)

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4.

\section*{UNPCKHPS—Unpack and Interleave High Packed Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & Feature Flag & Description \\
\hline \begin{tabular}{l}
OF 15 /r \\
UNPCKHPS xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE & Unpacks and Interleaves single-precision floatingpoint values from high quadwords of \(x m m 1\) and xmm2/mem into xmm1. \\
\hline VEX.NDS.128.0F.WIG 15 /r VUNPCKHPS xmm1,xmm2, xmm3/m128 & B & V/V & AVX & Unpacks and Interleaves single-precision floatingpoint values from high quadwords of \(x \mathrm{~mm} 2\) and xmm3/m128. \\
\hline VEX.NDS.256.0F.WIG 15 /r VUNPCKHPS ymm1,ymm2,ymm3/m256 & B & V/V & AVX & Unpacks and Interleaves single-precision floatingpoint values from high quadwords of ymm2 and ymm3/m256. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r,w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an interleaved unpack of the high-order single-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-18. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.


Figure 4-18. UNPCKHPS Instruction High Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

\section*{Operation}

\section*{UNPCKHPS (128-bit Legacy SSE version)}

DEST[31:0] \(\leftarrow\) SRC1[95:64]
DEST[63:32] \(\leftarrow\) SRC2[95:64]
DEST[95:64] \& SRC1[127:96]
DEST[127:96] \& SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)

\section*{VUNPCKHPS (VEX. 128 encoded version)}

DEST[31:0] < SRC1[95:64]
DEST[63:32] \(\leqslant\) SRC2[95:64]
DEST[95:64] \(\leftarrow\) SRC1[127:96]
DEST[127:96] < SRC2[127:96]
DEST[VLMAX-1:128] \(\leftarrow 0\)
```

VUNPCKHPS (VEX. }256\mathrm{ encoded version)
DEST[31:0] < SRC1[95:64]
DEST[63:32] < SRC2[95:64]
DEST[95:64] < SRC1[127:96]
DEST[127:96] < SRC2[127:96]
DEST[159:128] < SRC1[223:192]
DEST[191:160] < SRC2[223:192]
DEST[223:192] < SRC1[255:224]
DEST[255:224] < SRC2[255:224]
Intel C/C++ Compiler Intrinsic Equivalent
UNPCKHPS __m128 _mm_unpackhi_ps(__m128 a,__m128 b)
UNPCKHPS __m256 _mm256_unpackhi_ps (__m256 a,__m256 b);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4.

```

\section*{UNPCKLPD—Unpack and Interleave Low Packed Double-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
66 0F 14 /г \\
UNPCKLPD xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE2 & Unpacks and Interleaves double-precision floatingpoint values from low quadwords of \(x m m 1\) and xmm2/m128. \\
\hline VEX.NDS.128.66.0F.WIG 14 /г VUNPCKLPD xmm1,xmm2, xmm3/m128 & B & V/V & AVX & Unpacks and Interleaves double precision floatingpoint values low high quadwords of \(x \mathrm{~mm} 2\) and xmm3/m128. \\
\hline VEX.NDS.256.66.0F.WIG 14 /r VUNPCKLPD ymm1,ymm2, ymm3/m256 & B & V/V & AVX & Unpacks and Interleaves double precision floatingpoint values low high quadwords of ymm2 and ymm3/m256. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an interleaved unpack of the low double-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-19. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.


Figure 4-19. UNPCKLPD Instruction Low Unpack and Interleave Operation
When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16 -byte boundary and normal segment checking will still be enforced.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128 -bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

\section*{Operation}

UNPCKLPD (128-bit Legacy SSE version)
DEST[63:0] \(\leftarrow\) SRC1[63:0]
DEST[127:64] \(\leftarrow\) SRC2[63:0]
DEST[VLMAX-1:128] (Unmodified)
VUNPCKLPD (VEX. 128 encoded version)
DEST[63:0] \& SRC1[63:0]
DEST[127:64] \(\leftarrow\) SRC2[63:0]
DEST[VLMAX-1:128] <0
VUNPCKLPD (VEX. 256 encoded version)
DEST[63:0] \(\leftarrow\) SRC1[63:0]

DEST[127:64] \(\leftarrow \operatorname{SRC2[63:0]~}\)
DEST[191:128] \& SRC1[191:128]
DEST[255:192] \(\leftarrow\) SRC2[191:128]

Intel C/C++ Compiler Intrinsic Equivalent
UNPCKHPD__m128d _mm_unpacklo_pd(__m128d a, __m128d b)
UNPCKLPD __m256d _mm256_unpacklo_pd(__m256d a, __m256d b)

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4.

\section*{UNPCKLPS—Unpack and Interleave Low Packed Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & Feature Flag & Description \\
\hline \begin{tabular}{l}
OF 14 /r \\
UNPCKLPS xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE & Unpacks and Interleaves single-precision floatingpoint values from low quadwords of \(x m m 1\) and xmm2/mem into xmm1. \\
\hline VEX.NDS.128.0F.WIG 14 /г VUNPCKLPS \(\mathrm{xmm1} 1, \mathrm{xmm2}\), xmm3/m128 & B & V/V & AVX & Unpacks and Interleaves single-precision floatingpoint values from low quadwords of \(\mathrm{xmm2}\) and xmm3/m128. \\
\hline VEX.NDS.256.0F.WIG 14 /г VUNPCKLPS ymm1,ymm2,ymm3/m256 & B & V/V & AVX & Unpacks and Interleaves single-precision floatingpoint values from low quadwords of ymm2 and ymm3/m256. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an interleaved unpack of the low-order single-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-20. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.


Figure 4-20. UNPCKLPS Instruction Low Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

\section*{Operation}

UNPCKLPS (128-bit Legacy SSE version)
DEST[31:0] \(\leftarrow\) SRC1[31:0]
DEST[63:32] \(\leftarrow\) SRC2[31:0]
DEST[95:64] \(\leftarrow\) SRC1[63:32]
DEST[127:96] \(\leqslant\) SRC2[63:32]
DEST[VLMAX-1:128] (Unmodified)
VUNPCKLPS (VEX. 128 encoded version)
DEST[31:0] \(\leftarrow\) SRC1[31:0]
DEST[63:32] \(\leqslant\) SRC2[31:0]
DEST[95:64] \(\leqslant\) SRC1[63:32]
DEST[127:96] \(\leftarrow\) SRC2[63:32]
```

DEST[VLMAX-1:128] <0
UNPCKLPS (VEX. }256\mathrm{ encoded version)
DEST[31:0] < SRC1[31:0]
DEST[63:32] < SRC2[31:0]
DEST[95:64] < SRC1[63:32]
DEST[127:96] < SRC2[63:32]
DEST[159:128] < SRC1[159:128]
DEST[191:160] < SRC2[159:128]
DEST[223:192] < SRC1[191:160]
DEST[255:224] < SRC2[191:160]

```
Intel C/C++ Compiler Intrinsic Equivalent
UNPCKLPS __m128 _mm_unpacklo_ps(__m128 a, __m128 b)
UNPCKLPS __m256 _mm256_unpacklo_ps (__m256 a, __m256 b);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4.

VBROADCAST-Load with Broadcast
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32-bit Mode & CPUID Feature Flag & Description \\
\hline VEX.128.66.0F38.WO 18 /r VBROADCASTSS xmm1, m32 & A & I/V & AVX & Broadcast single-precision floating-point element in mem to four locations in xmm1. \\
\hline VEX.256.66.0F38.WO 18 /r VBROADCASTSS ymm1, m32 & A & V/V & AVX & Broadcast single-precision floating-point element in mem to eight locations in ymm1. \\
\hline VEX.256.66.0F38.WO 19 /r VBROADCASTSD ymm1, m64 & A & V/V & AVX & Broadcast double-precision floating-point element in mem to four locations in ymm1. \\
\hline VEX.256.66.0F38.WO 1A /r VBROADCASTF128 ymm1, m128 & A & V/V & AVX & Broadcast 128 bits of floating-point data in mem to low and high 128-bits in ymm1. \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Load floating point values from the source operand (second operand) and broadcast to all elements of the destination operand (first operand).
The destination operand is a YMM register. The source operand is either a 32-bit, 64bit, or 128-bit memory location. Register source encodings are reserved and will \#UD.
VBROADCASTSD and VBROADCASTF128 are only supported as 256-bit wide versions. VBROADCASTSS is supported in both 128-bit and 256-bit wide versions.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.
If VBROADCASTSD or VBROADCASTF128 is encoded with VEX.L= 0 , an attempt to execute the instruction encoded with VEX.L= 0 will cause an \#UD exception.


Figure 4-21. VBROADCASTSS Operation (VEX. 256 encoded version)


Figure 4-22. VBROADCASTSS Operation (128-bit version)


Figure 4-23. VBROADCASTSD Operation


Figure 4-24. VBROADCASTF128 Operation

\section*{Operation}
```

VBROADCASTSS (128 bit version)
temp < SRC[31:0]
DEST[31:0] < temp
DEST[63:32] < temp
DEST[95:64] < temp
DEST[127:96] < temp
DEST[VLMAX-1:128] <0

```

VBROADCASTSS (VEX. 256 encoded version)
```

temp < SRC[31:0]
DEST[31:0] \leftarrow temp
DEST[63:32] \leftarrow temp
DEST[95:64] < temp
DEST[127:96] < temp
DEST[159:128] \leftarrow temp
DEST[191:160] < temp
DEST[223:192] \leftarrow temp
DEST[255:224] < temp

```

\section*{VBROADCASTSD (VEX. 256 encoded version)}
temp \(\leftarrow\) SRC[63:0]
DEST[63:0] \(\leftarrow\) temp
DEST[127:64] \(\leftarrow\) temp
DEST[191:128] < temp
DEST[255:192] \(\leftarrow\) temp

\section*{VBROADCASTF128}
temp \(\leftarrow\) SRC[127:0]
DEST[127:0] \(\leftarrow\) temp
DEST[VLMAX-1:128] \(\leftarrow\) temp

Intel C/C++ Compiler Intrinsic Equivalent
VBROADCASTSS __m128 _mm_broadcast_ss(float *a);
VBROADCASTSS __m256 _mm256_broadcast_ss(float *a);
VBROADCASTSD __m256d _mm256_broadcast_sd(double *a);
VBROADCASTF128 __m256 _mm256_broadcast_ps(__m128 * a);
VBROADCASTF128 __m256d _mm256_broadcast_pd(__m128d * a);

\section*{Flags Affected}

None.
Other Exceptions
See Exceptions Type 6; additionally
\#UD
If VEX.L \(=0\) for VBROADCASTSD
If VEX.L \(=0\) for VBROADCASTF128
If VEX.W = 1 .

\section*{VERR/VERW-Verify a Segment for Reading or Writing}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & \begin{tabular}{l} 
Description \\
OF \(00 / 4\)
\end{tabular} \\
VF \(00 / 5\) & VERR \(r / m 16\) & A & Valid & Valid & \begin{tabular}{l} 
Set ZF=1 if segment \\
specified with \(r / m 16\) can be \\
read.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:г/m (r) & NA & NA & NA \\
B & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Verifies whether the code or data segment specified with the source operand is readable (VERR) or writable (VERW) from the current privilege level (CPL). The source operand is a 16 -bit register or a memory location that contains the segment selector for the segment to be verified. If the segment is accessible and readable (VERR) or writable (VERW), the ZF flag is set; otherwise, the ZF flag is cleared. Code segments are never verified as writable. This check cannot be performed on system segments.
To set the ZF flag, the following conditions must be met:
- The segment selector is not NULL.
- The selector must denote a descriptor within the bounds of the descriptor table (GDT or LDT).
- The selector must denote the descriptor of a code or data segment (not that of a system segment or gate).
- For the VERR instruction, the segment must be readable.
- For the VERW instruction, the segment must be a writable data segment.
- If the segment is not a conforming code segment, the segment's DPL must be greater than or equal to (have less or the same privilege as) both the CPL and the segment selector's RPL.

The validation performed is the same as is performed when a segment selector is loaded into the DS, ES, FS, or GS register, and the indicated access (read or write) is performed. The segment selector's value cannot result in a protection exception, enabling the software to anticipate possible segment access problems.
This instruction's operation is the same in non-64-bit modes and 64-bit mode. The operand size is fixed at 16 bits.
```

Operation
IF SRC(Offset) > (GDTR(Limit) or (LDTR(Limit))
THEN ZF }\leftarrow0; FI
Read segment descriptor;
IF SegmentDescriptor(DescriptorType) = 0 (* System segment *)
or (SegmentDescriptor(Type) = conforming code segment)
and (CPL > DPL) or (RPL > DPL)
THEN
ZF}\leftarrow0
ELSE
IF ((Instruction = VERR) and (Segment readable))
or ((Instruction = VERW) and (Segment writable))
THEN
ZF}\leftarrow1
Fl;
Fl;

```

\section*{Flags Affected}

The ZF flag is set to 1 if the segment is accessible and readable (VERR) or writable (VERW); otherwise, it is set to 0 .

\section*{Protected Mode Exceptions}

The only exceptions generated for these instructions are those related to illegal addressing of the source operand.
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the CS, DS, \\
ES, FS, or GS segment limit. \\
If the DS, ES, FS, or GS register is used to access memory and it \\
contains a NULL segment selector. \\
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#SS(0) & \begin{tabular}{l} 
If a page fault occurs. \\
\#PF(fault-code) \\
\#AC(0) alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & \begin{tabular}{l} 
If the LOCK prefix is used.
\end{tabular}
\end{tabular}

Real-Address Mode Exceptions
\#UD The VERR and VERW instructions are not recognized in realaddress mode.
If the LOCK prefix is used.
\begin{tabular}{l} 
Virtual-8086 Mode Exceptions \\
\#UD \\
The VERR and VERW instructions are not recognized in virtual- \\
8086 mode. \\
If the LOCK prefix is used.
\end{tabular}
Compatibility Mode Exceptions
Same exceptions as in protected mode.

\section*{VEXTRACTF128 - Extract Packed Floating-Point Values}
\begin{tabular}{|lllll}
\hline Opcode/ \\
Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32-bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.256.66.0F3A.W0 \(19 /\) /ib & A & V/V & AVX & \begin{tabular}{l} 
Extract 128 bits of packed \\
floating-point values from
\end{tabular} \\
\begin{tabular}{l} 
VEXTRACTF128 xmm1/m128, \\
ymm2, imm8
\end{tabular} & & & & \begin{tabular}{l} 
ymm2 and store results in \\
xmm1/mem.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (w) & ModRM:reg (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Extracts 128-bits of packed floating-point values from the source operand (second operand) at an 128-bit offset from imm8[0] into the destination operand (first operand). The destination may be either an XMM register or an 128-bit memory location.
VEX.vVVv is reserved and must be 1111b otherwise instructions will \#UD.
The high 7 bits of the immediate are ignored.
If VEXTRACTF128 is encoded with VEX.L= 0 , an attempt to execute the instruction encoded with VEX.L= 0 will cause an \#UD exception.

\section*{Operation}

\section*{VEXTRACTF128 (memory destination form)}

CASE (imm8[0]) OF
\(0:\) DEST[127:0] \(\leftarrow \operatorname{SRC} 1[127: 0]\)
1: DEST[127:0] \(\leftarrow \operatorname{SRC}[255: 128]\)
ESAC.

\section*{VEXTRACTF128 (register destination form)}

CASE (imm8[0]) OF
\(0:\) DEST[127:0] \(\leftarrow \operatorname{SRC} 1[127: 0]\)
1: DEST[127:0] \(\leftarrow \operatorname{SRC}[255: 128]\)
ESAC.
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

VEXTRACTF128 __m128 _mm256_extractf128_ps (__m256 a, int offset);

VEXTRACTF128 __m128d _mm256_extractf128_pd (__m256d a, int offset);
VEXTRACTF128 __m128i_mm256_extractf128_si256(__m256i a, int offset);
SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 6; additionally
\#UD If VEX.L= 0
If VEX.W=1.

\section*{VINSERTF128 - Insert Packed Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32-bit Mode & CPUID Feature Flag & Description \\
\hline VEX.NDS.256.66.0F3A.WO 18 / ib VINSERTF128 ymm1, ymm2, xmm3/m128, imm8 & A & V/V & AVX & Insert a single precision floating-point value selected by imm8 from xmm2/m32 into xmm1 at the specified destination element specified by imm8 and zero out destination elements in \(x m m 1\) as indicated in imm8. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an insertion of 128-bits of packed floating-point values from the second source operand (third operand) into an the destination operand (first operand) at an 128 -bit offset from imm8[0]. The remaining portions of the destination are written by the corresponding fields of the first source operand (second operand). The second source operand can be either an XMM register or a 128-bit memory location.
The high 7 bits of the immediate are ignored.

\section*{Operation}

TEMP[255:0] \(\leftarrow \operatorname{SRC1}\) [255:0]
CASE (imm8[0]) OF
0: TEMP[127:0] \(\leftarrow\) SRC2[127:0]
1: TEMP[255:128] \(\leftarrow\) SRC2[127:0]
ESAC
DEST <TEMP

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

INSERTF128 __m256 _mm256_insertf128_ps (__m256 a, __m128 b, int offset);
INSERTF128 __m256d _mm256_insertf128_pd (__m256d a, __m128d b, int offset);
INSERTF128 __m256i _mm256_insertf128_si256 (__m256i a, __m128i b, int offset);

\section*{SIMD Floating-Point Exceptions}

None

\section*{Other Exceptions}

See Exceptions Type 6; additionally \#UD If VEX.W = 1 .

\section*{VPERMILPD - Permute Double-Precision Floating-Point Values}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.NDS.128.66.0F38.W0 0D /r \\
VPERMILPD xmm1, xmm2, & A & V/V & AVX & \begin{tabular}{l} 
Permute double-precision \\
floating-point values in
\end{tabular} \\
xmm3/m128
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
B & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Permute double-precision floating-point values in the first source operand (second operand) using 8 -bit control fields in the low bytes of the second source operand (third operand) and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.


Figure 4-25. VPERMILPD operation
There is one control byte per destination double-precision element. Each control byte is aligned with the low 8 bits of the corresponding double-precision destination element. Each control byte contains a 1-bit select field (see Figure 4-26) that determines which of the source elements are selected. Source elements are restricted to lie in the same source 128-bit region as the destination.


Figure 4-26. VPERMILPD Shuffle Control
(immediate control version)
Permute double-precision floating-point values in the first source operand (second operand) using two, 1 -bit control fields in the low 2 bits of the 8 -bit immediate and store results in the destination operand (first operand). The source operand is a YMM register or 256-bit memory location and the destination operand is a YMM register.
Note: For the VEX.128.66.0F3A 05 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

Note: For the VEX.256.66.0F3A 05 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

\section*{Operation}

\section*{VPERMILPD (256-bit immediate version)}

IF (imm8[0] = 0) THEN DEST[63:0] < SRC1[63:0]
IF (imm8[0] = 1) THEN DEST[63:0] \(\leftarrow\) SRC1[127:64]
IF (imm8[1] = 0) THEN DEST[127:64] < SRC1[63:0]
IF (imm8[1] = 1) THEN DEST[127:64] < SRC1[127:64]
IF (imm8[2] = 0) THEN DEST[191:128] \(<\) SRC1[191:128]
IF (imm8[2] = 1) THEN DEST[191:128] < SRC1[255:192]
IF (imm8[3] = 0) THEN DEST[255:192] < SRC1[191:128]
IF (imm8[3] = 1) THEN DEST[255:192] \(<\) SRC1[255:192]

\section*{VPERMILPD (128-bit immediate version)}

IF (imm8[0] = 0) THEN DEST[63:0] \(\leftarrow\) SRC1[63:0]
IF (imm8[0] = 1) THEN DEST[63:0] \(\leftarrow\) SRC1[127:64]
IF (imm8[1] = 0) THEN DEST[127:64] < SRC1[63:0]
IF (imm8[1] = 1) THEN DEST[127:64] < SRC1[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPERMILPD (256-bit variable version)}

IF (SRC2[1] = 0) THEN DEST[63:0] \(<\) SRC1[63:0]
IF (SRC2[1] = 1) THEN DEST[63:0] < SRC1[127:64]
IF (SRC2[65] = 0) THEN DEST[127:64] < SRC1[63:0]
IF (SRC2[65] = 1) THEN DEST[127:64] \(\leftarrow\) SRC1[127:64]
IF (SRC2[129] = 0) THEN DEST[191:128] < SRC1[191:128]
IF (SRC2[129] = 1) THEN DEST[191:128] < SRC1[255:192]
IF (SRC2[193] = 0) THEN DEST[255:192] \(\leftarrow\) SRC1[191:128]
IF (SRC2[193] = 1) THEN DEST[255:192] \(\leftarrow\) SRC1[255:192]

\section*{VPERMILPD (128-bit variable version)}

IF (SRC2[1] = 0) THEN DEST[63:0] < SRC1[63:0]
IF (SRC2[1] = 1) THEN DEST[63:0] \(<\) SRC1[127:64]
IF (SRC2[65] = 0) THEN DEST[127:64] <SRC1[63:0]
IF (SRC2[65] = 1) THEN DEST[127:64] < SRC1[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

VPERMILPD __m128d _mm_permute_pd (__m128d a, int control)
VPERMILPD __m256d _mm256_permute_pd (__m256d a, int control)

VPERMILPD __m128d _mm_permutevar_pd (__m128d a, __m128i control);
VPERMILPD __m256d _mm256_permutevar_pd (__m256d a, __m256i control);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 6; additionally
\#UD If VEX. \(\mathrm{W}=1\)

\section*{VPERMILPS - Permute Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Flag & Description \\
\hline VEX.NDS.128.66.0F38.WO OC / VPERMILPS \(\mathrm{xmm1}\), \(\mathrm{xmm2}\), xmm3/m128 & A & V/V & AVX & Permute single-precision floating-point values in xmm2 using controls from xmm3/mem and store result in xmm 1 . \\
\hline VEX.128.66.0F3A.WO \(04 / ヶ\) ib VPERMILPS xmm1, xmm2/m128, imm8 & B & V/V & AVX & Permute single-precision floating-point values in xmm2/mem using controls from imm8 and store result in xmm 1 . \\
\hline VEX.NDS.256.66.0F38.WO OC / VPERMILPS ymm1, ymm2, ymm3/m256 & A & V/V & AVX & Permute single-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1. \\
\hline VEX.256.66.0F3A.WO 04 /ヶ ib VPERMILPS ymm1, ymm2/m256, imm8 & B & V/V & AVX & Permute single-precision floating-point values in ymm2/mem using controls from imm8 and store result in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
B & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}
(variable control version)
Permute single-precision floating-point values in the first source operand (second operand) using 8-bit control fields in the low bytes of corresponding elements the shuffle control (third operand) and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.


Figure 4-27. VPERMILPS Operation

There is one control byte per destination single-precision element. Each control byte is aligned with the low 8 bits of the corresponding single-precision destination element. Each control byte contains a 2-bit select field (see Figure 4-28) that determines which of the source elements are selected. Source elements are restricted to lie in the same source 128-bit region as the destination.


Figure 4-28. VPERMILPS Shuffle Control

\section*{(immediate control version)}

Permute single-precision floating-point values in the first source operand (second operand) using four 2-bit control fields in the 8 -bit immediate and store results in the destination operand (first operand). The source operand is a YMM register or 256-bit memory location and the destination operand is a YMM register. This is similar to a wider version of PSHUFD, just operating on single-precision floating-point values.
Note: For the VEX.128.66.0F3A 04 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

Note: For the VEX.256.66.0F3A 04 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.
```

Operation
Select4(SRC, control) {
CASE (control[1:0]) OF
0: TMP < SRC[31:0];
1: TMP < SRC[63:32];
2: TMP < SRC[95:64];
3: TMP < SRC[127:96];
ESAC;
RETURN TMP
}

```

\section*{VPERMILPS (256-bit immediate version)}

DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]); DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]); DEST[95:64] \(\leftarrow\) Select4(SRC1[127:0], imm8[5:4]); DEST[127:96] < Select4(SRC1[127:0], imm8[7:6]); DEST[159:128] \(\leftarrow\) Select4(SRC1[255:128], imm8[1:0]); DEST[191:160] \(\leftarrow\) Select4(SRC1[255:128], imm8[3:2]); DEST[223:192] \(\leftarrow\) Select4(SRC1[255:128], imm8[5:4]); DEST[255:224] \(\leqslant\) Select4(SRC1[255:128], imm8[7:6]);

\section*{VPERMILPS (128-bit immediate version)}

DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \& Select4(SRC1[127:0], imm8[5:4]); DEST[127:96] < Select4(SRC1[127:0], imm8[7:6]);
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPERMILPS (256-bit variable version)}

DEST[31:0] \& Select4(SRC1[127:0], SRC2[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], SRC2[33:32]);
DEST[95:64] \(\leftarrow\) Select4(SRC1[127:0], SRC2[65:64]);
DEST[127:96] \& Select4(SRC1[127:0], SRC2[97:96]);
DEST[159:128] < Select4(SRC1[255:128], SRC2[129:128]);
DEST[191:160] < Select4(SRC1[255:128], SRC2[161:160]);
DEST[223:192] \& Select4(SRC1[255:128], SRC2[193:192]);
DEST[255:224] < Select4(SRC1[255:128], SRC2[225:224]);

\section*{VPERMILPS (128-bit variable version)}
DEST[31:0] < Select4(SRC1[127:0], SRC2[1:0]);DEST[63:32] \& Select4(SRC1[127:0], SRC2[33:32]);DEST[95:64] < Select4(SRC1[127:0], SRC2[65:64]);DEST[127:96] \& Select4(SRC1[127:0], SRC2[97:96]);DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
VPERM1LPS __m128 _mm_permute_ps (__m128 a, int control);
VPERM1LPS __m256 _mm256_permute_ps (__m256 a, int control);
VPERM1LPS __m128 _mm_permutevar_ps (__m128 a, __m128i control);
VPERM1LPS __m256 _mm256_permutevar_ps (__m256 a, __m256i control);

\section*{SIMD Floating-Point Exceptions}
None.

\section*{Other Exceptions}
See Exceptions Type 6; additionally
\[
\text { \#UD } \quad \text { If VEX. } W=1
\]

\section*{VPERM2F128 - Permute Floating-Point Values}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.NDS.256.66.0F3A.W0 06/r ib & A & V/V & AVX & \begin{tabular}{l} 
Permute 128-bit floating- \\
VPERM2F128 ymm1, ymm2,
\end{tabular} \\
Vmm3/m256, imm8 fields in ymm2 and \\
ymm & & & \begin{tabular}{l} 
ymm3/mem using controls \\
from imm8 and store result \\
in ymm1.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Permute 128 bit floating-point-containing fields from the first source operand (second operand) and second source operand (third operand) using bits in the 8-bit immediate and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.


Figure 4-29. VPERM2F128 Operation

Imm8[1:0] select the source for the first destination 128-bit field, imm8[5:4] select the source for the second destination field. If imm8[3] is set, the low 128-bit field is zeroed. If imm8[7] is set, the high 128-bit field is zeroed.

VEX.L must be 1, otherwise the instruction will \#UD.

\section*{Operation}

\section*{VPERM2F128}

CASE IMM8[1:0] of
\(0: \operatorname{DEST}[127: 0] \leftarrow \operatorname{SRC1}[127: 0]\)
1: DEST[127:0] \(\leftarrow \operatorname{SRC} 1[255: 128]\)
2: DEST[127:0] \(\leftarrow\) SRC2[127:0]
3: DEST[127:0] \(\leqslant \operatorname{SRC}[255: 128]\)
ESAC

CASE IMM8[5:4] of
0: DEST[255:128] < SRC1[127:0]
1: DEST[255:128] \(\leftarrow\) SRC1[255:128]
2: DEST[255:128] \(\leqslant\) SRC2[127:0]
3: DEST[255:128] \& SRC2[255:128]
ESAC
IF (imm8[3])
DEST[127:0] \(\leftarrow 0\)
FI

IF (imm8[7])
DEST[VLMAX-1:128] \(\leftarrow 0\)
FI

Intel C/C++ Compiler Intrinsic Equivalent
VPERM2F128 __m256 _mm256_permute2f128_ps (__m256 a, __m256 b, int control)
VPERM2F128 __m256d _mm256_permute2f128_pd (__m256d a, __m256d b, int control)
VPERM2F128 __m256i _mm256_permute2f128_si256 (__m256i a, __m256i b, int control)

\section*{SIMD Floating-Point Exceptions}

None.

Other Exceptions
See Exceptions Type 6; additionally
\#UD
If VEX.L = 0

If VEX.W = 1.

VTESTPD/VTESTPS—Packed Bit Test
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & \begin{tabular}{l}
CPUID \\
Feature Flag
\end{tabular} & Description \\
\hline VEX.128.66.0F38.WO OE /r VTESTPS xmm1, xmm2/m128 & A & V/V & AVX & Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating-point sources. \\
\hline VEX.256.66.0F38.WO OE /r VTESTPS ymm1, ymm2/m256 & A & V/V & AVX & Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating-point sources. \\
\hline VEX.128.66.0F38.WO OF /r VTESTPD xmm1, xmm2/m128 & A & V/V & AVX & Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating-point sources. \\
\hline VEX.256.66.0F38.WO OF /г VTESTPD ymm1, ymm2/m256 & A & V/V & AVX & Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating-point sources. \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

VTESTPS performs a bitwise comparison of all the sign bits of the packed singleprecision elements in the first source operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with the dest sign bits produces all zeros, the \(Z F\) is set else the \(Z F\) is clear. If the AND of the source sign bits with the inverted dest sign bits produces all zeros the CF is set else the CF is clear. An attempt to execute VTESTPS with VEX.W=1 will cause \#UD.
VTESTPD performs a bitwise comparison of all the sign bits of the double-precision elements in the first source operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with the dest sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND the source sign bits with the inverted dest sign bits produces all zeros the CF is set else the CF is clear. An attempt to execute VTESTPS with VEX.W=1 will cause \#UD.
The first source register is specified by the ModR/M reg field.

128-bit version: The first source register is an XMM register. The second source register can be an XMM register or a 128-bit memory location. The destination register is not modified.
VEX. 256 encoded version: The first source register is a YMM register. The second source register can be a YMM register or a 256-bit memory location. The destination register is not modified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

\section*{Operation}

\section*{VTESTPS (128-bit version)}

TEMP[127:0] \(\leftarrow ~ S R C[127: 0]\) AND DEST[127:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127] = 0)
THEN ZF \(\leftarrow 1\);
ELSE ZF \(\leftarrow 0\);
TEMP[127:0] \(\leftarrow\) SRC[127:0] AND NOT DEST[127:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127] = 0)
THEN CF \(\leftarrow 1\);
ELSE CF \(\leftarrow 0\);
DEST (unmodified)
\(\mathrm{AF} \leftarrow \mathrm{OF} \leftarrow \mathrm{PF} \leftarrow \mathrm{SF} \leftarrow 0\);

\section*{VTESTPS (VEX. 256 encoded version)}

TEMP[255:0] \(\leftarrow\) SRC[255:0] AND DEST[255:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127] = TEMP[160] =TEMP[191] = TEMP[224] =
TEMP[255] = 0)
THEN ZF \(\leftarrow 1\);
ELSE ZF \(\leftarrow 0\);
TEMP[255:0] \(\leftarrow\) SRC[255:0] AND NOT DEST[255:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127]= TEMP[160] \(=\operatorname{TEMP[191]~}=\operatorname{TEMP}[224]=\)
TEMP[255] = 0)
THEN CF \(\leftarrow 1\);
ELSE CF \(\leftarrow 0\);
DEST (unmodified)
\(\mathrm{AF} \leftarrow \mathrm{OF} \leftarrow \mathrm{PF} \leftarrow \mathrm{SF} \leftarrow 0\);

\section*{VTESTPD (128-bit version)}

TEMP[127:0] \(\leftarrow\) SRC[127:0] AND DEST[127:0]
IF ( TEMP[63] = TEMP[127] = 0)
THEN ZF \(<1\);

ELSE ZF \(\leftarrow 0\);
```

TEMP[127:0] < SRC[127:0] AND NOT DEST[127:0]
IF ( TEMP[63] = TEMP[127] = 0)
THEN CF <1;
ELSE CF < 0;
DEST (unmodified)
AF}\leftarrow\textrm{OF}\leftarrow\textrm{PF}\leftarrow\textrm{SF}\leftarrow0

```

VTESTPD (VEX. 256 encoded version)
TEMP[255:0] \(\leftarrow\) SRC[255:0] AND DEST[255:0]
IF (TEMP[63] = TEMP[127] = TEMP[191] = TEMP[255] = 0)

THEN ZF <1;
ELSE ZF \(\leftarrow 0\);

TEMP[255:0] \(\leqslant\) SRC[255:0] AND NOT DEST[255:0] IF (TEMP[63] = TEMP[127] = TEMP[191] = TEMP[255] = 0)

THEN CF <1;
ELSE CF \(\leftarrow 0\);
DEST (unmodified)
\(\mathrm{AF} \leftarrow \mathrm{OF} \leftarrow \mathrm{PF} \leftarrow \mathrm{SF} \leftarrow 0\);

Intel C/C++ Compiler Intrinsic Equivalent
VTESTPS
int _mm256_testz_ps (__m256 s1, __m256 s2);
int _mm256_testc_ps (__m256 s1, __m256 s2);
int _mm256_testnzc_ps (__m256 s1, __m128 s2);
int _mm_testz_ps (__m128 s1, __m128 s2);
int _mm_testc_ps (__m128 s1, __m128 s2);
int _mm_testnzc_ps (__m128 s1, __m128 s2);

\section*{VTESTPD}
int _mm256_testz_pd (__m256d s1, __m256d s2);
int _mm256_testc_pd (__m256d s1, __m256d s2);
int _mm256_testnzc_pd (__m256d s1, __m256d s2);
```

int _mm_testz_pd (__m128d s1, __m128d s2);
int _mm_testc_pd (__m128d s1, __m128d s2);
int _mm_testnzc_pd (__m128d s1, __m128d s2);

```

\section*{Flags Affected}

The \(0 F\), AF, PF, SF flags are cleared and the ZF, CF flags are set according to the operation.

SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.vvvv != 1111B.
If VEX.W = 1 for VTESTPS or VTESTPD.

\section*{VZEROALL-Zero All YMM Registers}
\begin{tabular}{|lllll}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Instruction
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Fupport
\end{tabular} & \begin{tabular}{l} 
Flag \\
Flare
\end{tabular} \\
VEX.256.0F.WIG 77 & A & V/V & AVX & Zero all YMM registers. \\
VZEROALL & & & & \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

The instruction zeros contents of all XMM or YMM registers.
Note: VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD. In Compatibility and legacy 32 -bit mode only the lower 8 registers are modified.

\section*{Operation}

\section*{VZEROALL (VEX. 256 encoded version)}

IF (64-bit mode)
YMMO[VLMAX-1:0] \(\leftarrow 0\)
YMM1[VLMAX-1:0] \(\leftarrow 0\)
YMM2[VLMAX-1:0] \(\leftarrow 0\)
YMM3[VLMAX-1:0] \(\leftarrow 0\)
YMM4[VLMAX-1:0] \(\leftarrow 0\)
YMM5[VLMAX-1:0] \(\leftarrow 0\)
YMM6[VLMAX-1:0] \(\leftarrow 0\)
YMM7[VLMAX-1:0] \(\leftarrow 0\)
YMM8[VLMAX-1:0] \(\leftarrow 0\)
YMM9[VLMAX-1:0] \(\leftarrow 0\)
YMM10[VLMAX-1:0] \(\leftarrow 0\)
YMM11[VLMAX-1:0] \(\leftarrow 0\)
YMM12[VLMAX-1:0] \(\leftarrow 0\)
YMM13[VLMAX-1:0] \(\leftarrow 0\)
YMM14[VLMAX-1:0] \(\leftarrow 0\)
YMM15[VLMAX-1:0] \(\leftarrow 0\)
ELSE
YMMO[VLMAX-1:0] \(\leftarrow 0\)
YMM1[VLMAX-1:0] \(\leftarrow 0\)
YMM2[VLMAX-1:0] \(\leftarrow 0\)
YMMЗ[VLMAX-1:0] \(\leftarrow 0\)YMM4[VLMAX-1:0] \(\leftarrow 0\)YMM5[VLMAX-1:0] \(\leftarrow 0\)
YMM6[VLMAX-1:0] \(\leftarrow 0\)YMM7[VLMAX-1:0] \(\leftarrow 0\)YMM8-15: Unmodified
Fl
Intel C/C++ Compiler Intrinsic Equivalent
VZEROALL_mm256_zeroall()
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 8.

VZEROUPPER-Zero Upper Bits of YMM Registers
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.128.0F.WIG 77 & A & V/V & AVX & \begin{tabular}{l} 
Zero upper 128 bits of all \\
VMM \\
VZEROUPPER
\end{tabular} \\
& & & & \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

The instruction zeros the upper 128 bits of all YMM registers. The lower 128 -bits of the registers (the corresponding XMM registers) are unmodified.
This instruction is recommended when transitioning between AVX and legacy SSE code - it will eliminate performance penalties caused by false dependencies.
Note: VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD. In Compatibility and legacy 32-bit mode only the lower 8 registers are modified.

\section*{Operation}

\section*{VZEROUPPER}
```

IF (64-bit mode)
YMMO[VLMAX-1:128] \leftarrow0
YMM1[VLMAX-1:128] <0
YMM2[VLMAX-1:128] \leftarrow0
YMM3[VLMAX-1:128] \leftarrow0
YMM4[VLMAX-1:128] <0
YMM5[VLMAX-1:128] \leftarrow0
YMM6[VLMAX-1:128] \leftarrow0
YMM7[VLMAX-1:128] \leftarrow0
YMM8[VLMAX-1:128] \leftarrow0
YMM9[VLMAX-1:128] \leftarrow0
YMM1O[VLMAX-1:128] <0
YMM11[VLMAX-1:128] <0
YMM12[VLMAX-1:128] <0
YMM13[VLMAX-1:128] <0
YMM14[VLMAX-1:128] <0
YMM15[VLMAX-1:128] <0
ELSE

```
YMMO[VLMAX-1:128] \(\leftarrow 0\)YMM1[VLMAX-1:128] \(\leftarrow 0\)YMM2[VLMAX-1:128] \(\leftarrow 0\)YMM3[VLMAX-1:128] \(\leftarrow 0\)YMM4[VLMAX-1:128] \(\leftarrow 0\)
YMM5[VLMAX-1:128] \(\leftarrow 0\)YMM6[VLMAX-1:128] \(\leftarrow 0\)YMM7[VLMAX-1:128] \(\leftarrow 0\)
    YMM8-15: unmodified
FI
Intel C/C++ Compiler Intrinsic Equivalent
VZEROUPPER _mm256_zeroupper()
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 8.

WAIT/FWAIT-Wait
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
9B & WAIT & A & Valid & Valid & \begin{tabular}{l} 
Check pending unmasked \\
floating-point exceptions.
\end{tabular} \\
9B & FWAIT & A & Valid & Valid & \begin{tabular}{l} 
Check pending unmasked \\
floating-point exceptions.
\end{tabular} \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Causes the processor to check for and handle pending, unmasked, floating-point exceptions before proceeding. (FWAIT is an alternate mnemonic for WAIT.)

This instruction is useful for synchronizing exceptions in critical sections of code. Coding a WAIT instruction after a floating-point instruction ensures that any unmasked floating-point exceptions the instruction may raise are handled before the processor can modify the instruction's results. See the section titled "Floating-Point Exception Synchronization" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on using the WAIT/FWAIT instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

\section*{Operation}

CheckForPendingUnmaskedFloatingPointExceptions;

\section*{FPU Flags Affected}

The C0, C1, C2, and C3 flags are undefined.

\section*{Floating-Point Exceptions}

None.

\section*{Protected Mode Exceptions}
\#NM If CRO.MP[bit 1] = 1 and CRO.TS[bit 3] \(=1\).
\#UD If the LOCK prefix is used.

\section*{Real-Address Mode Exceptions}

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

\section*{WBINVD-Write Back and Invalidate Cache}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
Valid
\end{tabular} & Description \\
OF 09 & WBINVD & A & Valid & Write back and flush Internal \\
caches; initiate writing-back \\
and flushing of external \\
caches.
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Writes back all modified cache lines in the processor's internal cache to main memory and invalidates (flushes) the internal caches. The instruction then issues a specialfunction bus cycle that directs external caches to also write back modified data and another bus cycle to indicate that the external caches should be invalidated.

After executing this instruction, the processor does not wait for the external caches to complete their write-back and flushing operations before proceeding with instruction execution. It is the responsibility of hardware to respond to the cache write-back and flush signals. The amount of time or cycles for WBINVD to complete will vary due to size and other factors of different cache hierarchies. As a consequence, the use of the WBINVD instruction can have an impact on logical processor interrupt/event response time.

The WBINVD instruction is a privileged instruction. When the processor is running in protected mode, the CPL of a program or procedure must be 0 to execute this instruction. This instruction is also a serializing instruction (see "Serializing Instructions" in Chapter 10 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A).

In situations where cache coherency with main memory is not a concern, software can use the INVD instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

\section*{IA-32 Architecture Compatibility}

The WBINVD instruction is implementation dependent, and its function may be implemented differently on future Intel 64 and IA-32 processors. The instruction is not supported on IA-32 processors earlier than the Intel486 processor.

\section*{Operation}

WriteBack(InternalCaches);Flush(InternalCaches);SignalWriteBack(ExternalCaches);SignalFlush(ExternalCaches);Continue; (* Continue execution *)
Flags Affected
None.
Protected Mode Exceptions
\#GP(0) If the current privilege level is not 0 .
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) WBINVD cannot be executed at the virtual-8086 mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

WRMSR-Write to Model Specific Register
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En \\
A
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode \\
Valid
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
Valid
\end{tabular} & \begin{tabular}{l} 
Description \\
Write the value in EDX:EAX \\
to MSR specified by ECX.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Writes the contents of registers EDX:EAX into the 64-bit model specific register (MSR) specified in the ECX register. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The contents of the EDX register are copied to high-order 32 bits of the selected MSR and the contents of the EAX register are copied to low-order 32 bits of the MSR. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are ignored.) Undefined or reserved bits in an MSR should be set to values previously read.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception \#GP(0) is generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception. The processor will also generate a general protection exception if software attempts to write to bits in a reserved MSR.

When the WRMSR instruction is used to write to an MTRR, the TLBs are invalidated. This includes global entries (see "Translation Lookaside Buffers (TLBs)" in Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A).
MSRs control functions for testability, execution tracing, performance-monitoring and machine check errors. Appendix B, "Model-Specific Registers (MSRs)", in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, lists all MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.
The WRMSR instruction is a serializing instruction (see "Serializing Instructions" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A). Note that WRMSR to the IA32_TSC_DEADLINE MSR (MSR index 6EOH) and the X2APIC MSRs (MSR indices 802 H to 83 FH ) are not serializing.

The CPUID instruction should be used to determine whether MSRs are supported (CPUID.01H:EDX[5] = 1) before using this instruction.

\section*{IA-32 Architecture Compatibility}

The MSRs and the ability to read them with the WRMSR instruction were introduced into the IA-32 architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception \#UD.

\section*{Operation}

MSR[ECX] \(\leftarrow E D X: E A X ;\)
Flags Affected
None.

\section*{Protected Mode Exceptions}
\#GP(0) If the current privilege level is not 0.
If the value in ECX specifies a reserved or unimplemented MSR address.
If the value in EDX:EAX sets bits that are reserved in the MSR specified by ECX.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If the value in ECX specifies a reserved or unimplemented MSR address.
If the value in EDX:EAX sets bits that are reserved in the MSR specified by ECX.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) The WRMSR instruction is not recognized in virtual-8086 mode.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}

Same exceptions as in protected mode.

\section*{XADD-Exchange and Add}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline OF CO /r & XADD \(\mathrm{r} / \mathrm{m8}\), г8 & A & Valid & Valid & Exchange r 8 and \(\mathrm{r} / \mathrm{m} 8\); load sum into \(\mathrm{r} / \mathrm{m} 8\). \\
\hline REX + OF CO /r & XADD r/m8*, r8* & A & Valid & N.E. & Exchange r 8 and \(\mathrm{r} / \mathrm{m} 8\); load sum into \(\mathrm{r} / \mathrm{m} 8\). \\
\hline OF C1 /r & XADD r/m16, r16 & A & Valid & Valid & Exchange r 16 and \(\mathrm{r} / \mathrm{m} 16\); load sum into \(\mathrm{r} / \mathrm{m} 16\). \\
\hline OF C1 /r & XADD r/m32, 32 & A & Valid & Valid & Exchange r32 and r/m32; load sum into r/m32. \\
\hline \[
\begin{aligned}
& \text { REX.W + OF C1 } \\
& \text { /r }
\end{aligned}
\] & XADD r/m64, r64 & A & Valid & N.E. & Exchange r64 and r/m64; load sum into r/m64. \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (r,w) & ModRM:reg (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Exchanges the first operand (destination operand) with the second operand (source operand), then loads the sum of the two values into the destination operand. The destination operand can be a register or a memory location; the source operand is a register.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

\section*{IA-32 Architecture Compatibility}

IA-32 processors earlier than the Intel486 processor do not recognize this instruction. If this instruction is used, you should provide an equivalent code sequence that runs on earlier processors.

Operation
TEMP \(\leftarrow\) SRC + DEST;
SRC \(\leftarrow\) DEST;
DEST \(\leftarrow\) TEMP;

\section*{Flags Affected}

The CF, PF, AF, SF, ZF, and OF flags are set according to the result of the addition, which is stored in the destination operand.
\(\left.\begin{array}{l}\text { Protected Mode Exceptions } \\
\begin{array}{ll}\text { \#GP(0) } & \text { If the destination is located in a non-writable segment. } \\
\text { If a memory operand effective address is outside the CS, DS, }\end{array} \\
\\
\text { ES, FS, or GS segment limit. }\end{array}\right]\)\begin{tabular}{l} 
If the DS, ES, FS, or GS register contains a NULL segment \\
selector.
\end{tabular}

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\begin{tabular}{|c|c|}
\hline \#UD & If the LOCK prefix is used but the destination is not a memory operand. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{Same exceptions as in protected mode.} \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \#SS(0) & If a memory address referencing the SS segment is in a noncanonical form. \\
\hline \#GP(0) & If the memory address is in a non-canonical form. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. \\
\hline \#UD & If the LOCK prefix is used but the destination is not a memory operand. \\
\hline
\end{tabular}

\section*{XCHG-Exchange Register/Memory with Register}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline 90+rw & XCHG AX, 10 & A & Valid & Valid & Exchange r16 with AX. \\
\hline 90+rw & XCHG r16, AX & B & Valid & Valid & Exchange \(A X\) with r16. \\
\hline 90+rd & XCHG EAX, r32 & A & Valid & Valid & Exchange r32 with EAX. \\
\hline REX.W + 90+rd & XCHG RAX, r64 & A & Valid & N.E. & Exchange r64 with RAX. \\
\hline 90+rd & XCHG r32, EAX & B & Valid & Valid & Exchange EAX with r32. \\
\hline REX.W + 90+rd & XCHG r64, RAX & B & Valid & N.E. & Exchange RAX with r64. \\
\hline \(86 / r\) & XCHG r/m8, г8 & C & Valid & Valid & Exchange r8 (byte register) with byte from \(\mathrm{r} / \mathrm{m} 8\). \\
\hline REX + \(86 / r\) & XCHG r/m8*, 8** \(^{*}\) & C & Valid & N.E. & Exchange r8 (byte register) with byte from \(\mathrm{r} / \mathrm{m} 8\). \\
\hline \(86 / r\) & XCHG r8, r/m8 & D & Valid & Valid & Exchange byte from \(\mathrm{r} / \mathrm{m} 8\) with r8 (byte register). \\
\hline REX + \(86 / r\) & XCHG r8*, r/m8* & D & Valid & N.E. & Exchange byte from r/m8 with r8 (byte register). \\
\hline 87 /r & XCHG r/m16, r16 & C & Valid & Valid & Exchange r16 with word from r/m16. \\
\hline 87 / & XCHG r16, ז/m16 & D & Valid & Valid & Exchange word from r/m16 with r16. \\
\hline 87 /r & XCHG r/m32, r32 & C & Valid & Valid & Exchange r32 with doubleword from r/m32. \\
\hline REX.W + 87 /r & XCHG r/m64, г64 & C & Valid & N.E. & Exchange r64 with quadword from r/m64. \\
\hline 87 / & XCHG r32, r/m32 & D & Valid & Valid & Exchange doubleword from r/m32 with r32. \\
\hline REX.W + 87 /r & XCHG г64, ז/m64 & D & Valid & N.E. & Exchange quadword from r/m64 with r64. \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & AX/EAX/RAX \((r, w)\) & reg \((r, w)\) & NA & NA \\
B & reg \((r, w)\) & AX/EAX/RAX \((r, w)\) & NA & NA \\
C & ModRM:r/m \((r, w)\) & ModRM:reg \((r, w)\) & NA & NA \\
D & ModRM:reg \((r, w)\) & ModRM:r/m \((r, w)\) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Exchanges the contents of the destination (first) and source (second) operands. The operands can be two general-purpose registers or a register and a memory location. If a memory operand is referenced, the processor's locking protocol is automatically implemented for the duration of the exchange operation, regardless of the presence or absence of the LOCK prefix or of the value of the IOPL. (See the LOCK prefix description in this chapter for more information on the locking protocol.)
This instruction is useful for implementing semaphores or similar data structures for process synchronization. (See "Bus Locking" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for more information on bus locking.)
The XCHG instruction can also be used instead of the BSWAP instruction for 16-bit operands.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

TEMP \(\leftarrow\) DEST;
DEST \(\leftarrow\) SRC;
SRC \(\leftarrow\) TEMP;

\section*{Flags Affected}

None.

Protected Mode Exceptions
\#GP(0) If either operand is in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit. \\
If a page fault occurs.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
\#eference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & \begin{tabular}{l} 
If the LOCK prefix is used but the destination is not a memory \\
operand.
\end{tabular}
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & \begin{tabular}{l} 
If the memory address is in a non-canonical form. \\
\#PF(fault-code)
\end{tabular} \\
\begin{tabular}{l} 
If a page fault occurs.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & \begin{tabular}{l} 
If the LOCK prefix is used but the destination is not a memory \\
operand.
\end{tabular}
\end{tabular}

\section*{XGETBV—Get Value of Extended Control Register}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF 01 D0 & XGETBV & A & Valid & Valid & \begin{tabular}{l} 
Reads an XCR specified by \\
ECX into EDX:EAX.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Reads the contents of the extended control register (XCR) specified in the ECX register into registers EDX:EAX. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The EDX register is loaded with the high-order 32 bits of the XCR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) If fewer than 64 bits are implemented in the XCR being read, the values returned to EDX:EAX in unimplemented bit locations are undefined.

Specifying a reserved or unimplemented XCR in ECX causes a general protection exception.
Currently, only XCRO (the XFEATURE_ENABLED_MASK register) is supported. Thus, all other values of ECX are reserved and will cause a \#GP(0).

\section*{Operation}

EDX:EAX \(\leftarrow X C R[E C X] ;\)
Flags Affected
None.

\section*{Protected Mode Exceptions}
\#GP(0) If an invalid XCR is specified in ECX.
\#UD If CPUID.01H:ECX.XSAVE[bit 26] \(=0\).
If CR4.OSXSAVE[bit 18] \(=0\).
If the LOCK prefix is used.
If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used.
Real-Address Mode Exceptions
\begin{tabular}{ll} 
\#GP & If an invalid XCR is specified in ECX. \\
\#UD & If CPUID.01H:ECX.XSAVE[bit 26\(]=0\). \\
& If CR4.OSXSAVE[bit 18\(]=0\). \\
& If the LOCK prefix is used. \\
& If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F2H prefix is used.
\end{tabular}

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

\section*{XLAT/XLATB-Table Look-up Translation}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
Valid
\end{tabular} & \begin{tabular}{l} 
Description \\
S7 AL to memory byte
\end{tabular} \\
D7 & XLAT m8 & A & Valid & Vet & \begin{tabular}{l} 
DS:[(E)BX + unsigned AL].
\end{tabular} \\
REX.W + D7 & XLATB & A & Valid & Valid & \begin{tabular}{l} 
Set AL to memory byte \\
DS:[(E)BX + unsigned AL].
\end{tabular} \\
& & A & Valid & N.E. & \begin{tabular}{l} 
Set AL to memory byte \\
[RBX + unsigned AL].
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Locates a byte entry in a table in memory, using the contents of the AL register as a table index, then copies the contents of the table entry back into the AL register. The index in the AL register is treated as an unsigned integer. The XLAT and XLATB instructions get the base address of the table in memory from either the DS:EBX or the DS:BX registers (depending on the address-size attribute of the instruction, 32 or 16 , respectively). (The DS segment may be overridden with a segment override prefix.)

At the assembly-code level, two forms of this instruction are allowed: the "explicitoperand" form and the "no-operand" form. The explicit-operand form (specified with the XLAT mnemonic) allows the base address of the table to be specified explicitly with a symbol. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the symbol does not have to specify the correct base address. The base address is always specified by the DS:(E)BX registers, which must be loaded correctly before the XLAT instruction is executed.

The no-operands form (XLATB) provides a "short form" of the XLAT instructions. Here also the processor assumes that the DS:(E)BX registers contain the base address of the table.

In 64-bit mode, operation is similar to that in legacy or compatibility mode. AL is used to specify the table index (the operand size is fixed at 8 bits). RBX, however, is used to specify the table's base address. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

IF AddressSize = 16

\section*{THEN}
\[
\mathrm{AL} \leftarrow(\mathrm{DS}: \mathrm{BX}+\text { ZeroExtend(AL)); }
\]

ELSE IF (AddressSize = 32)
\(A L \leftarrow(D S: E B X+\) ZeroExtend \((A L)) ;\) FI;
ELSE (AddressSize = 64)
\(A L \leftarrow(R B X+\) ZeroExtend \((A L)) ;\)
Fl ;

\section*{Flags Affected}

None.

\section*{Protected Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\begin{tabular}{ll} 
\#SS(0) & If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular}

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#UD If the LOCK prefix is used.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#UD
\end{tabular} \\
& If the LOCK prefix is used.
\end{tabular}

\section*{XOR-Logical Exclusive OR}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline 34 ib & XOR AL, imm8 & A & Valid & Valid & AL XOR imm8. \\
\hline 35 iw & XOR AX, imm16 & A & Valid & Valid & AX XOR imm16. \\
\hline 35 id & XOR EAX, imm32 & A & Valid & Valid & EAX XOR imm32. \\
\hline REX.W + 35 id & XOR RAX, imm32 & A & Valid & N.E. & RAX XOR imm32 (signextended). \\
\hline \(80 / 6\) ib & XOR \(\mathrm{r} / \mathrm{m8}\), imm8 & B & Valid & Valid & r/m8 XOR imm8. \\
\hline REX + \(80 / 6 \mathrm{ib}\) & XOR r/m8*, imm8 & B & Valid & N.E. & r/m8 XOR imm8. \\
\hline 81 /6 iw & XOR r/m16, imm16 & B & Valid & Valid & r/m16 XOR imm16. \\
\hline 81 /6 id & \[
\begin{aligned}
& \text { XOR r/m32, } \\
& \text { imm32 }
\end{aligned}
\] & B & Valid & Valid & r/m32 XOR imm32. \\
\hline \[
\begin{aligned}
& \text { REX.W + } 81 / 6 \\
& \text { id }
\end{aligned}
\] & XOR r/m64, imm32 & B & Valid & N.E. & r/m64 XOR imm32 (signextended). \\
\hline \(83 / 6\) ib & XOR r/m16, imm8 & B & Valid & Valid & r/m16 XOR imm8 (signextended). \\
\hline \(83 / 6\) ib & XOR r/m32, imm8 & B & Valid & Valid & r/m32 XOR imm8 (signextended). \\
\hline \[
\begin{aligned}
& \text { REX.W + } 83 / 6 \\
& \text { ib }
\end{aligned}
\] & XOR r/m64, imm8 & B & Valid & N.E. & r/m64 XOR imm8 (signextended). \\
\hline \(30 / r\) & XOR r/m8, r8 & C & Valid & Valid & r/m8 XOR r 8. \\
\hline REX + \(30 / r\) & XOR r/m8*, r8* & C & Valid & N.E. & r/m8 XOR r8. \\
\hline \(31 / r\) & XOR r/m16, r16 & C & Valid & Valid & r/m16 XOR r16. \\
\hline \(31 / r\) & XOR r/m32, r32 & C & Valid & Valid & r/m32 XOR r32. \\
\hline REX.W + \(31 / r\) & XOR r/m64, r64 & C & Valid & N.E. & r/m64 XOR r64. \\
\hline \(32 / r\) & XOR r8, r/m8 & D & Valid & Valid & r8 XOR r/m8. \\
\hline REX + \(32 / r\) & XOR r8*, r/m8* & D & Valid & N.E. & r8 XOR r/m8. \\
\hline \(33 / r\) & XOR r16, r/m16 & D & Valid & Valid & r16 XOR r/m16. \\
\hline \(33 / r\) & XOR r32, r/m32 & D & Valid & Valid & r32 XOR r/m32. \\
\hline REX.W + \(33 / r\) & XOR r64, r/m64 & D & Valid & N.E. & r64 XOR r/m64. \\
\hline
\end{tabular}

\section*{NOTES:}
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & AL/AX/EAX/RAX & imm8/16/32 & NA & NA \\
B & ModRM:r/m \((r, w)\) & imm8/16/32 & NA & NA \\
C & ModRM:r/m \((r, w)\) & ModRM:reg (r) & NA & NA \\
D & ModRM:reg \((r, w)\) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a bitwise exclusive OR (XOR) operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is 1 if the corresponding bits of the operands are different; each bit is 0 if the corresponding bits are the same.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

DEST \(\leftarrow\) DEST XOR SRC;

\section*{Flags Affected}

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.
```

Protected Mode Exceptions
\#GP(0) If the destination operand points to a non-writable segment.
If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment
selector.
\#SS(0) If a memory operand effective address is outside the SS
segment limit.
\#PF(fault-code) If a page fault occurs.

```
\begin{tabular}{|c|c|}
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used but the destination is not a memory operand. \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS & If a memory operand effective address is outside the SS segment limit. \\
\hline \#UD & If the LOCK prefix is used but the destination is not a memory operand. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made. \\
\hline \#UD & If the LOCK prefix is used but the destination is not a memory operand. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{Same exceptions as in protected mode.} \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \#SS(0) & If a memory address referencing the SS segment is in a noncanonical form. \\
\hline \#GP(0) & If the memory address is in a non-canonical form. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used but the destination is not a memory operand. \\
\hline
\end{tabular}

\section*{XORPD-Bitwise Logical XOR for Double-Precision Floating-Point} Values
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
66 OF 57 /r \\
XORPD xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE2 & Bitwise exclusive-OR of xmm2/m128 and xmm1. \\
\hline VEX.NDS.128.66.0F.WIG 57 /г VXORPD xmm1,xmm2, xmm3/m128 & B & V/V & AVX & Return the bitwise logical XOR of packed doubleprecision floating-point values in xmm 2 and xmm3/mem. \\
\hline VEX.NDS.256.66.0F.WIG 57 /г VXORPD ymm1, ymm2, ymm3/m256 & B & V/V & AVX & Return the bitwise logical XOR of packed doubleprecision floating-point values in ymm2 and ymm3/mem. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a bitwise logical exclusive-OR of the two packed double-precision floatingpoint values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

\section*{Operation}

\section*{XORPD (128-bit Legacy SSE version)}

DEST[63:0] \& DEST[63:0] BITWISE XOR SRC[63:0]
DEST[127:64] \(\leftarrow\) DEST[127:64] BITWISE XOR SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)
VXORPD (VEX. 128 encoded version)
DEST[63:0] < SRC1[63:0] BITWISE XOR SRC2[63:0]
DEST[127:64] \(\leftarrow\) SRC1[127:64] BITWISE XOR SRC2[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VXORPD (VEX. 256 encoded version)}

DEST[63:0] < SRC1[63:0] BITWISE XOR SRC2[63:0]
DEST[127:64] \(\leftarrow\) SRC1[127:64] BITWISE XOR SRC2[127:64]
DEST[191:128] \(\leftarrow\) SRC1[191:128] BITWISE XOR SRC2[191:128]
DEST[255:192] \& SRC1[255:192] BITWISE XOR SRC2[255:192]

Intel C/C++ Compiler Intrinsic Equivalent
XORPD __m128d_mm_xor_pd(__m128d a, __m128d b)
VXORPD __m256d _mm256_xor_pd (__m256d a, __m256d b);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4.

XORPS—Bitwise Logical XOR for Single-Precision Floating-Point Values
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Flag & Description \\
\hline \begin{tabular}{l}
OF 57 /г \\
XORPS xmm1, xmm2/m128
\end{tabular} & A & V/V & SSE & Bitwise exclusive-OR of \(x m m 2 / m 128\) and \(x m m 1\). \\
\hline VEX.NDS.128.0F.WIG 57 /r VXORPS xmm1,xmm2, xmm3/m128 & B & V/V & AVX & Return the bitwise logical XOR of packed singleprecision floating-point values in xmm 2 and xmm3/mem. \\
\hline VEX.NDS.256.0F.WIG 57 /r VXORPS ymm1, ymm2, ymm3/m256 & B & V/V & AVX & Return the bitwise logical XOR of packed singleprecision floating-point values in ymm2 and ymm3/mem. \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
B & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a bitwise logical exclusive-OR of the four packed single-precision floatingpoint values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

\section*{Operation}

\section*{XORPS (128-bit Legacy SSE version)}

DEST[31:0] \& SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] \(\leftarrow\) SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] \(\leftarrow\) SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] \(\leftarrow\) SRC1[127:96] BITWISE XOR SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)

\section*{VXORPS (VEX. 128 encoded version)}

DEST[31:0] \(\leftarrow\) SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] \(\leftarrow\) SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] \(\leftarrow\) SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] \(\leqslant\) SRC1[127:96] BITWISE XOR SRC2[127:96]
DEST[VLMAX-1:128] \(\leftarrow 0\)

VXORPS (VEX. 256 encoded version)
DEST[31:0] \(\leftarrow\) SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] \(\leftarrow\) SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] < SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] \(\leqslant\) SRC1[127:96] BITWISE XOR SRC2[127:96]
DEST[159:128] \(\leftarrow\) SRC1[159:128] BITWISE XOR SRC2[159:128]
DEST[191:160] \(\leqslant\) SRC1[191:160] BITWISE XOR SRC2[191:160]
DEST[223:192] ↔SRC1[223:192] BITWISE XOR SRC2[223:192]
DEST[255:224] \(\leftarrow\) SRC1[255:224] BITWISE XOR SRC2[255:224].
Intel C/C++ Compiler Intrinsic Equivalent
XORPS __m128 _mm_xor_ps(__m128 a, __m128 b)
VXORPS __m256 _mm256_xor_ps (__m256 a, __m256 b);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4.

XRSTOR-Restore Processor Extended States
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode \\
Vadid
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
Valid
\end{tabular} & \begin{tabular}{l} 
Description \\
Restore processor extended \\
states from memory. The \\
States are specified by
\end{tabular} \\
REX.W+ OF AE & XRSTOR mem & A & VRSTOR64 mem & A & Valid \\
R 5 & & & & N.E. & \begin{tabular}{l} 
EDX:EAX \\
Restore processor extended \\
states from memory. The \\
states are specified by
\end{tabular} \\
EDX:EAX
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:r/m (r) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a full or partial restore of the enabled processor states using the state information stored in the memory address specified by the source operand. The implicit EDX:EAX register pair specifies a 64-bit restore mask.

The format of the XSAVE/XRSTOR area is shown in Table 4-18. The memory layout of the XSAVE/XRSTOR area may have holes between save areas written by the processor as a result of the processor not supporting certain processor extended states or system software not supporting certain processor extended states. There is no relationship between the order of XCRO bits and the order of the state layout. States corresponding to higher and lower XCRO bits may be intermingled in the layout.

Table 4-18. General Layout of XSAVE/XRSTOR Save Area
\begin{tabular}{|c|l|l|}
\hline Save Areas & \multicolumn{1}{|c|}{ Offset (Byte) } & \multicolumn{1}{c|}{ Size (Bytes) } \\
\hline FPU/SSE SaveArea \({ }^{1}\) & 0 & 512 \\
\hline Header & 512 & 64 \\
\hline \begin{tabular}{c} 
Reserved \\
(Ext_Save_Area_2)
\end{tabular} & CPUID.(EAX=ODH, ECX=2):EBX & CPUID.(EAX=ODH, ECX=2):EAX \\
\hline \begin{tabular}{c} 
Reserved(Ext_Save_A \\
rea_4)
\end{tabular} & CPUID.(EAX=0DH, ECX=4):EBX & CPUID.(EAX=ODH, ECX=4):EAX \\
\hline \begin{tabular}{c} 
Reserved(Ext_Save_A \\
rea_3)
\end{tabular} & CPUID.(EAX=ODH, ECX=3):EBX & CPUID.(EAX=ODH, ECX=3):EAX \\
\hline Reserved(...) & \(\ldots\) & \(\ldots\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Bytes \(464: 511\) are available for software use. XRSTOR ignores the value contained in bytes 464:511 of an XSAVE SAVE image.
2. State corresponding to higher and lower XCRO bits may be intermingled in layout.

XRSTOR operates on each subset of the processor state or a processor extended state in one of three ways (depending on the corresponding bit in XCRO (XFEATURE_ENABLED_MASK register), the restore mask EDX:EAX, and the save mask XSAVE.HEADER.XSTATE_BV in memory):
- Updates the processor state component using the state information stored in the respective save area (see Table 4-18) of the source operand, if the corresponding bit in XCRO, EDX:EAX, and XSAVE.HEADER.XSTATE_BV are all 1.
- Writes certain registers in the processor state component using processorsupplied values (see Table 4-20) without using state information stored in respective save area of the memory region, if the corresponding bit in XCRO and EDX:EAX are both 1, but the corresponding bit in XSAVE.HEADER.XSTATE_BV is 0.
- The processor state component is unchanged, if the corresponding bit in XCRO or EDX:EAX is 0.
The format of the header section (XSAVE.HEADER) of the XSAVE/XRSTOR area is shown in Table 4-19.

Table 4-19. XSAVE.HEADER Layout
\begin{tabular}{|c|c|c|c|}
\hline \(15 \mathbf{8}\) & \(\mathbf{7 ~ 0}\) & \begin{tabular}{c} 
Byte Offset \\
from Header
\end{tabular} & \begin{tabular}{c} 
Byte Offset from \\
XSAVE/XRSTOR Area
\end{tabular} \\
\hline Rsrvd (Must be 0) & XSTATE_BV & \(\mathbf{0}\) & 512 \\
\hline Reserved & Rsrvd (Must be 0) & 16 & 528 \\
\hline Reserved & Reserved & 32 & 544 \\
\hline Reserved & Reserved & 48 & 560 \\
\hline
\end{tabular}

If a processor state component is not enabled in XCRO but the corresponding save mask bit in XSAVE.HEADER.XSTATE_BV is 1, an attempt to execute XRSTOR will cause a \#GP(0) exception. Software may specify all 1's in the implicit restore mask EDX:EAX, so that all the enabled processors states in XCRO are restored from state information stored in memory or from processor supplied values. When using all 1's as the restore mask, software is required to determine the total size of the XSAVE/XRSTOR save area (specified as source operand) to fit all enabled processor states by using the value enumerated in CPUID.(EAX=0D, ECX=0):EBX. While it's legal to set any bit in the EDX:EAX mask to 1 , it is strongly recommended to set only the bits that are required to save/restore specific states.
An attempt to restore processor states with writing 1 s to reserved bits in certain registers (see Table 4-21) will cause a \#GP(0) exception.
Because bit 63 of XCRO is reserved for future bit vector expansion, it will not be used for any future processor state feature, and XRSTOR will ignore bit 63 of EDX:EAX (EDX[31]).

Table 4-20. Processor Supplied Init Values XRSTOR May Use
\begin{tabular}{|c|c|}
\hline Processor State Component & Processor Supplied Register Values \\
\hline x87 FPU State & \(\mathrm{FCW} \leftarrow 037 \mathrm{FH} ; \mathrm{FTW} \leftarrow\) OFFFFH; FSW \(\leftarrow \mathrm{OH} ; \mathrm{FPUCS} \leftarrow 0 \mathrm{OH}\); FPU DS \(\leftarrow \mathrm{OH} ; \mathrm{FPU} \mathrm{IP} \leftarrow \mathrm{OH} ; \mathrm{FPU} D P \leftarrow 0\); STO-ST7 \(\leftarrow 0\); \\
\hline SSE State \({ }^{1}\) & If 64-bit Mode: XMMO-XMM15 \(\leftarrow 0 H ;\) Else XMMO-XMM7 \(\leftarrow \mathrm{OH}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. MXCSR state is not updated by processor supplied values. MXCSR state can only be updated by XRSTOR from state information stored in XSAVE/XRSTOR area.

Table 4-21. Reserved Bit Checking and XRSTOR
\begin{tabular}{|c|c|}
\hline Processor State Component & Reserved Bit Checking \\
\hline X87 FPU State & None \\
\hline SSE State & Reserved bits of MXCSR \\
\hline
\end{tabular}

A source operand not aligned to 64-byte boundary (for 64-bit and 32-bit modes) will result in a general-protection (\#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

\section*{Operation}
```

/* The alignment of the x87 and SSE fields in the XSAVE area is the same as in FXSAVE area*/
RS_TMP_MASK[62:0] \leftarrow(EDX[30:0] << 32 ) OR EAX[31:0];
ST_TMP_MASK[62:0] \leftarrow SRCMEM.HEADER.XSTATE_BV[62:0];
IF (((XCRO[62:0] XOR 7FFFFFFF_FFFFFFFFH ) AND ST_TMP_MASK[62:0] ))
THEN
\#GP(0)
ELSE
FOR i = 0,62 STEP 1
IF (RS_TMP_MASK[i] and XCRO[i] )
THEN
IF ( ST_TMP_MASK[i])
CASE (i) OF
0: Processor state[x87 FPU] \leftarrow SRCMEM. FPUSSESave_Area[FPU];
1: Processor state[SSE] \leftarrow SRCMEM. FPUSSESave_Area[SSE];
// MXCSR is loaded as part of the SSE state
DEFAULT: // i corresponds to a valid sub-leaf index of CPUID leaf ODH
Processor state[i] \leftarrow SRCMEM. Ext_Save_Area[i ];
ESAC;
ELSE
Processor extended state[i] \leftarrow Processor supplied values; (see Table 4-20)
CASE (i) OF
1: MXCSR \leftarrow SRCMEM. FPUSSESave_Area[SSE];
ESAC;
FI;
FI;
NEXT;
FI;

```

Flags Affected
None.

\section*{Protected Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If a bit in XCRO is 0 and the corresponding bit in HEADER.XSTATE_BV field of the source operand is 1.
If bytes \(23: 8\) of HEADER is not zero.
If attempting to write any reserved bits of the MXCSR register with 1.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#NM If CRO.TS[bit 3] = 1.
\#UD If CPUID.01H:ECX.XSAVE[bit 26] \(=0\).
If CR4.OSXSAVE[bit 18] \(=0\).
If the LOCK prefix is used.
If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used.
\#AC If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3 ), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments).

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
If a bit in XCRO is 0 and the corresponding bit in HEADER.XSTATE_BV field of the source operand is 1 .

If bytes \(23: 8\) of HEADER is not zero.
If attempting to write any reserved bits of the MXCSR register with 1.
\#NM If CRO.TS[bit 3] = 1 .
\#UD If CPUID.01H:ECX.XSAVE[bit 26] \(=0\).
If CR4.OSXSAVE[bit 18] \(=0\).
If the LOCK prefix is used.
If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used.

\section*{Virtual-8086 Mode Exceptions}

Same exceptions as in Protected Mode

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\#GP(0) If the memory address is in a non-canonical form.
If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If a bit in XCRO is 0 and the corresponding bit in XSAVE.HEADER.XSTATE_BV is 1 .
If bytes \(23: 8\) of HEADER is not zero.
If attempting to write any reserved bits of the MXCSR register with 1.
\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#PF(fault-code) If a page fault occurs.
\#NM If CRO.TS[bit 3] = 1 .
\#UD If CPUID.01H:ECX.XSAVE[bit 26] \(=0\).
If CR4.OSXSAVE[bit 18] \(=0\).
If the LOCK prefix is used.
If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used.
\#AC If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment
check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments).

\section*{XSAVE-Save Processor Extended States}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF AE \(/ 4\) & XSAVE mem & A & Valid & Valid & Save processor extended states to memory. The states are specified by EDX:EAX \\
\hline \[
\begin{aligned}
& \text { REX.W+ OF AE } \\
& \text { /4 }
\end{aligned}
\] & XSAVE64 mem & A & Valid & N.E. & Save processor extended states to memory. The states are specified by EDX:EAX \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:/m \((w)\) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a full or partial save of the enabled processor state components to a memory address specified in the destination operand. A full or partial save of the processor states is specified by an implicit mask operand via the register pair, EDX:EAX. The destination operand is a memory location that must be 64-byte aligned.

The implicit 64-bit mask operand in EDX:EAX specifies the subset of enabled processor state components to save into the XSAVE/XRSTOR save area. The XSAVE/XRSTOR save area comprises of individual save area for each processor state components and a header section, see Table 4-18. Each component save area is written if both the corresponding bits in the save mask operand and in XCRO (the XFEATURE_ENABLED_MASK register) are 1. A processor state component save area is not updated if either one of the corresponding bits in the mask operand or in XCRO is 0 . If the mask operand (EDX:EAX) contains all 1's, all enabled processor state components in XCRO are written to the respective component save area.

The bit assignment used for the EDX:EAX register pair matches XCRO (see chapter 2 of Vol. 3B). For the XSAVE instruction, software can specify "1" in any bit position of EDX:EAX, irrespective of whether the corresponding bit position in XCRO is valid for the processor. The bit vector in EDX:EAX is "anded" with XCRO to determine which save area will be written. While it's legal to set any bit in the EDX:EAX mask to 1 , it is strongly recommended to set only the bits that are required to save/restore specific states. When specifying 1 in any bit position of EDX:EAX mask, software is required to determine the total size of the XSAVE/XRSTOR save area (specified as destination operand) to fit all enabled processor states by using the value enumerated in CPUID. (EAX=0D, ECX=0):EBX.

The content layout of the XSAVE/XRSTOR save area is architecturally defined to be extendable and enumerated via the sub-leaves of CPUID.ODH leaf. The extendable framework of the XSAVE/XRSTOR layout is depicted by Table 4-18. The layout of the XSAVE/XRSTOR save area is fixed and may contain non-contiguous individual save areas. The XSAVE/XRSTOR save area is not compacted if some features are not saved or are not supported by the processor and/or by system software.

The layout of the register fields of first 512 bytes of the XSAVE/XRSTOR is the same as the FXSAVE/FXRSTOR area (refer to "FXSAVE—Save x87 FPU, MMX Technology, and SSE State" on page 458). But XSAVE/XRSTOR organizes the 512 byte area as x87 FPU states (including FPU operation states, x87/MMX data registers), MXCSR (including MXCSR_MASK), and XMM registers.

Bytes 464:511 are available for software use. The processor does not write to bytes 464:511 when executing XSAVE.

The processor writes 1 or 0 to each HEADER.XSTATE_BV[i] bit field of an enabled processor state component in a manner that is consistent to XRSTOR's interaction with HEADER.XSTATE_BV (see the operation section of XRSTOR instruction). If a processor implementation discern that a processor state component is in its initialized state (according to Table 4-20) it may modify the corresponding bit in the HEADER.XSTATE_BV as '0'.

A destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) will result in a general-protection (\#GP) exception being generated. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

\section*{Operation}
```

TMP_MASK[62:0] \leftarrow ( (EDX[30:0] << З2 ) OR EAX[31:0] ) AND XCRO[62:0];
FOR i = 0,62 STEP 1
IF (TMP_MASK[i] = 1) THEN
THEN
CASE (i) of
0: DEST.FPUSSESAVE_Area[x87 FPU] \leftarrow processor state[x87 FPU];
1: DEST.FPUSSESAVE_Area[SSE] \leftarrow processor state[SSE];
// SSE state include MXCSR
DEFAULT: // i corresponds to a valid sub-leaf index of CPUID leaf ODH
DEST.Ext_Save_Area[i] \leftarrow processor state[i];
ESAC:
DEST.HEADER.XSTATE_BV[i] \leftarrow INIT_FUNCTION[i];
Fl;
NEXT;

```

Flags Affected
None.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \multirow[t]{2}{*}{\#GP(0)} & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If a memory operand is not aligned on a 64-byte boundary, regardless of segment. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#NM & If CR0.TS[bit 3] = 1 . \\
\hline \multirow[t]{4}{*}{\#UD} & If CPUID.01H:ECX.XSAVE[bit 26] \(=0\). \\
\hline & If CR4.OSXSAVE[bit 18] \(=0\). \\
\hline & If the LOCK prefix is used. \\
\hline & If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used. \\
\hline \#AC & If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments). \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \multirow[t]{2}{*}{\#GP} & If a memory operand is not aligned on a 64-byte boundary, regardless of segment. \\
\hline & If any part of the operand lies outside the effective address space from 0 to FFFFH. \\
\hline \#NM & If CRO.TS[bit 3] = 1 . \\
\hline \multirow[t]{4}{*}{\#UD} & If CPUID.01H:ECX.XSAVE[bit 26] \(=0\). \\
\hline & If CR4.OSXSAVE[bit 18] \(=0\). \\
\hline & If the LOCK prefix is used. \\
\hline & If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used. \\
\hline Virtual-8086 Mod & Exceptions \\
\hline Same exceptions & in protected mode. \\
\hline
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{|c|c|}
\hline \#SS(0) & If a memory address referencing the SS segment is in a noncanonical form. \\
\hline \multirow[t]{2}{*}{\#GP(0)} & If the memory address is in a non-canonical form. \\
\hline & If a memory operand is not aligned on a 64-byte boundary, regardless of segment. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#NM & If CR0.TS[bit 3] \(=1\). \\
\hline \multirow[t]{4}{*}{\#UD} & If CPUID.01H:ECX.XSAVE[bit 26] \(=0\). \\
\hline & If CR4.OSXSAVE[bit 18] \(=0\). \\
\hline & If the LOCK prefix is used. \\
\hline & If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used. \\
\hline \multirow[t]{8}{*}{\#AC} & If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a \\
\hline & 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as \\
\hline & follows. In all implementations where \#AC is not signaled, a \\
\hline & general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implemen- \\
\hline & tation. For instance, for a given implementation, an alignment \\
\hline & check exception might be signaled for a 2-byte misalignment, \\
\hline & whereas a general protection exception might be signaled for all \\
\hline & other misalignments (4-, 8-, or 16-byte misalignments). \\
\hline
\end{tabular}

\section*{XSAVEOPT-Save Processor Extended States Optimized}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \hline 64 / 32 \text { bit } \\
& \text { Mode } \\
& \text { Support }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { CPUID } \\
& \text { Feature } \\
& \text { Flag }
\end{aligned}
\] & Description \\
\hline OF AE /6 XSAVEOPT mem & A & V/V & XSAVEOPT & Save processor extended states specified in EDX:EAX to memory, optimizing the state save operation if possible. \\
\hline REX.W + OF AE /6 XSAVEOPT64 mem & A & V/V & XSAVEOPT & Save processor extended states specified in EDX:EAX to memory, optimizing the state save operation if possible. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM: \(/\) / \(m(w)\) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

XSAVEOPT performs a full or partial save of the enabled processor state components to a memory address specified in the destination operand. A full or partial save of the processor states is specified by an implicit mask operand via the register pair, EDX:EAX. The destination operand is a memory location that must be 64-byte aligned. The hardware may optimize the manner in which data is saved. The performance of this instruction will be equal or better than using the XSAVE instruction.
The implicit 64-bit mask operand in EDX:EAX specifies the subset of enabled processor state components to save into the XSAVE/XRSTOR save area. The XSAVE/XRSTOR save area comprises of individual save area for each processor state components and a header section, see Table 4-18.
The bit assignment used for the EDX:EAX register pair matches XCRO (the XFEATURE_ENABLED_MASK register). For the XSAVEOPT instruction, software can specify "1" in any bit position of EDX:EAX, irrespective of whether the corresponding bit position in XCRO is valid for the processor. The bit vector in EDX:EAX is "anded" with XCRO to determine which save area will be written. While it's legal to set any bit in the EDX:EAX mask to 1 , it is strongly recommended to set only the bits that are required to save/restore specific states. When specifying 1 in any bit position of EDX:EAX mask, software is required to determine the total size of the XSAVE/XRSTOR save area (specified as destination operand) to fit all enabled processor states by using the value enumerated in CPUID.(EAX \(=0 \mathrm{D}, E C X=0\) ): EBX.

The content layout of the XSAVE/XRSTOR save area is architecturally defined to be extendable and enumerated via the sub-leaves of CPUID.ODH leaf. The extendable
framework of the XSAVE/XRSTOR layout is depicted by Table 4-18. The layout of the XSAVE/XRSTOR save area is fixed and may contain non-contiguous individual save areas. The XSAVE/XRSTOR save area is not compacted if some features are not saved or are not supported by the processor and/or by system software.

The layout of the register fields of first 512 bytes of the XSAVE/XRSTOR is the same as the FXSAVE/FXRSTOR area. But XSAVE/XRSTOR organizes the 512 byte area as x87 FPU states (including FPU operation states, x87/MMX data registers), MXCSR (including MXCSR_MASK), and XMM registers.
The processor writes 1 or 0 to each.HEADER.XSTATE_BV[i] bit field of an enabled processor state component in a manner that is consistent to XRSTOR's interaction with HEADER.XSTATE_BV.
The state updated to the XSAVE/XRSTOR area may be optimized as follows:
- If the state is in its initialized form, the corresponding XSTATE_BV bit may be set to 0 , and the corresponding processor state component that is indicated as initialized will not be saved to memory.
A processor state component save area is not updated if either one of the corresponding bits in the mask operand or in XCRO is 0 . The processor state component that is updated to the save area is computed by bit-wise AND of the mask operand (EDX:EAX) with XCRO.
HEADER.XSTATE_BV is updated to reflect the data that is actually written to the save area. A " 1 " bit in the header indicates the contents of the save area corresponding to that bit are valid. A " 0 " bit in the header indicates that the state corresponding to that bit is in its initialized form. The memory image corresponding to a " 0 " bit may or may not contain the correct (initialized) value since only the header bit (and not the save area contents) is updated when the header bit value is 0 . XRSTOR will ensure the correct value is placed in the register state regardless of the value of the save area when the header bit is zero.

\section*{XSAVEOPT Usage Guidelines}

When using the XSAVEOPT facility, software must be aware of the following guidelines:
1. The processor uses a tracking mechanism to determine which state components will be written to memory by the XSAVEOPT instruction. The mechanism includes three sub-conditions that are recorded internally each time XRSTOR is executed and evaluated on the invocation of the next XSAVEOPT. If a change is detected in any one of these sub-conditions, XSAVEOPT will behave exactly as XSAVE. The three sub-conditions are:
- current CPL of the logical processor
- indication whether or not the logical processor is in VMX non-root operation
- linear address of the XSAVE/XRSTOR area
2. Upon allocation of a new XSAVE/XRSTOR area and before an XSAVE or XSAVEOPT instruction is used, the save area header (HEADER.XSTATE) must be initialized to zeroes for proper operation.
3. XSAVEOPT is designed primarily for use in context switch operations. The values stored by the XSAVEOPT instruction depend on the values previously stored in a given XSAVE area.
4. Manual modifications to the XSAVE area between an XRSTOR instruction and the matching XSAVEOPT may result in data corruption.
5. For optimization to be performed properly, the XRSTOR XSAVEOPT pair must use the same segment when referencing the XSAVE area and the base of that segment must be unchanged between the two operations.
6. Software should avoid executing XSAVEOPT into a buffer from which it hadn't previously executed a XRSTOR. For newly allocated buffers, software can execute XRSTOR with the linear address of the buffer and a restore mask of EDX:EAX \(=0\). Executing XRSTOR(0:0) doesn't restore any state, but ensures expected operation of the XSAVEOPT instruction.
7. The XSAVE area can be moved or even paged, but the contents at the linear address of the save area at an XSAVEOPT must be the same as that when the previous XRSTOR was performed.

A destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) will result in a general-protection (\#GP) exception being generated. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.
```

Operation
TMP_MASK[62:0] (EDX[30:0] << 32 ) OR EAX[31:0] ) AND XCRO[62:0];
FOR i = 0,62 STEP 1
IF (TMP_MASK[i] = 1)
THEN
If not HW_CAN_OPTIMIZE_SAVE
THEN
CASE (i) of
0: DEST.FPUSSESAVE_Area[x87 FPU] processor state[x87 FPU];
1: DEST.FPUSSESAVE_Area[SSE] processor state[SSE];
// SSE state include MXCSR
2: DEST.EXT_SAVE_Area2[YMM] processor state[YMM];
DEFAULT: // i corresponds to a valid sub-leaf index of CPUID leaf ODH
DEST.Ext_Save_Area[i] processor state[i];
ESAC:
FI;
DEST.HEADER.XSTATE_BV[i] INIT_FUNCTION[i];
Fl;
NEXT;

```

Flags Affected
None.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \multirow[t]{2}{*}{\#GP(0)} & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If a memory operand is not aligned on a 64-byte boundary, regardless of segment. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#NM & If CRO.TS[bit 3] \(=1\). \\
\hline \multirow[t]{5}{*}{\#UD} & If CPUID.01H:ECX.XSAVE[bit 26] \(=0\). \\
\hline & If CPUID. \((E A X=0 D H, E C X=01 \mathrm{H}):\) EAX.\(X\) SAVEOPT [bit 0\(]=0\). \\
\hline & If CR4.OSXSAVE[bit 18] \(=0\). \\
\hline & If the LOCK prefix is used. \\
\hline & If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used. \\
\hline
\end{tabular}

Real-Address Mode Exceptions
\#GP If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
\#NM If CRO.TS[bit 3] = 1 .
\#UD If CPUID.01H:ECX.XSAVE[bit 26] \(=0\).
If CPUID. \((E A X=0 D H, E C X=01 H): E A X . X S A V E O P T[\) bit 0\(]=0\).
If CR4.OSXSAVE[bit 18] \(=0\).
If the LOCK prefix is used.
If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used.

\section*{Virtual-8086 Mode Exceptions}

Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the memory address is in a non-canonical form.
If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
\#PF(fault-code) If a page fault occurs.
\#NM
\#UD If CPUID.01H:ECX.XSAVE[bit 26] \(=0\).
If CPUID. \((E A X=0 D H, E C X=01 H): E A X . X S A V E O P T[\) bit 0\(]=0\).
If CR4.OSXSAVE[bit 18] \(=0\).
If the LOCK prefix is used.
If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used.

\section*{XSETBV—Set Extended Control Register}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
Valid
\end{tabular} & Description \\
OF 01 D1 & XSETBV & A & Valid & Write the value in EDX:EAX \\
to the XCR specified by ECX.
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Writes the contents of registers EDX:EAX into the 64-bit extended control register (XCR) specified in the ECX register. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The contents of the EDX register are copied to high-order 32 bits of the selected XCR and the contents of the EAX register are copied to low-order 32 bits of the XCR. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are ignored.) Undefined or reserved bits in an XCR should be set to values previously read.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception \(\# \mathrm{GP}(0)\) is generated. Specifying a reserved or unimplemented XCR in ECX will also cause a general protection exception. The processor will also generate a general protection exception if software attempts to write to reserved bits in an XCR.

Currently, only XCR0 (the XFEATURE_ENABLED_MASK register) is supported. Thus, all other values of ECX are reserved and will cause a \#GP(0). Note that bit 0 of XCRO (corresponding to \(x 87\) state) must be set to 1 ; the instruction will cause a \#GP(0) if an attempt is made to clear this bit. Additionally, bit 1 of XCRO (corresponding to AVX state) and bit 2 of XCRO (corresponding to SSE state) must be set to 1 when using AVX registers; the instruction will cause a \#GP(0) if an attempt is made to set XCRO[2:1] = 10 .

\section*{Operation}
\(X C R[E C X] \leftarrow E D X: E A X ;\)

\section*{Flags Affected}

None.

\section*{Protected Mode Exceptions}
\#GP(0) If the current privilege level is not 0 .
If an invalid XCR is specified in ECX.
\begin{tabular}{|c|c|}
\hline & If the value in EDX:EAX sets bits that are reserved in the XCR specified by ECX. \\
\hline & If an attempt is made to clear bit 0 of XCRO. \\
\hline & If an attempt is made to set \(\mathrm{XCRO} 0[2: 1]=10\). \\
\hline \#UD & If CPUID.01H:ECX.XSAVE[bit 26] \(=0\). \\
\hline & If CR4.OSXSAVE[bit 18] \(=0\). \\
\hline & If the LOCK prefix is used. \\
\hline & If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used. \\
\hline Real-Add & xceptions \\
\hline \#GP & If an invalid XCR is specified in ECX. \\
\hline & If the value in EDX:EAX sets bits that are reserved in the XCR specified by ECX. \\
\hline & If an attempt is made to clear bit 0 of XCRO. \\
\hline & If an attempt is made to set XCRO[2:1] \(=10\). \\
\hline \#UD & If CPUID.01H:ECX.XSAVE[bit 26] \(=0\). \\
\hline & If CR4.OSXSAVE[bit 18] \(=0\). \\
\hline & If the LOCK prefix is used. \\
\hline & If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used. \\
\hline Virtual-8 & Exceptions \\
\hline \#GP(0) & The XSETBV instruction is not recognized in virtual-8086 mode. \\
\hline Compati & Exceptions \\
\hline Same ex & in protected mode. \\
\hline 64-Bit M & ions \\
\hline Same ex & in protected mode. \\
\hline
\end{tabular}

\section*{CHAPTER 5 \\ VMX INSTRUCTION REFERENCE}

\subsection*{5.1 OVERVIEW}

This chapter describes the virtual-machine extensions (VMX) for the Intel 64 and IA-32 architectures. VMX is intended to support virtualization of processor hardware and a system software layer acting as a host to multiple guest software environments. The virtual-machine extensions (VMX) includes five instructions that manage the virtual-machine control structure (VMCS) and five instruction that manage VMX operation. Additional details of VMX are described in IA-32 Intel Architecture Software Developer's Manual, Volume 3B.

The behavior of the VMCS-maintenance instructions is summarized below:
- VMPTRLD - This instruction takes a single 64-bit source operand that is in memory. It makes the referenced VMCS active and current, loading the currentVMCS pointer with this operand and establishes the current VMCS based on the contents of VMCS-data area in the referenced VMCS region. Because this makes the referenced VMCS active, a logical processor may start maintaining on the processor some of the VMCS data for the VMCS.
- VMPTRST - This instruction takes a single 64-bit destination operand that is in memory. The current-VMCS pointer is stored into the destination operand.
- VMCLEAR - This instruction takes a single 64-bit operand that is in memory. The instruction sets the launch state of the VMCS referenced by the operand to "clear", renders that VMCS inactive, and ensures that data for the VMCS have been written to the VMCS-data area in the referenced VMCS region. If the operand is the same as the current-VMCS pointer, that pointer is made invalid.
- VMREAD - This instruction reads a component from the VMCS (the encoding of that field is given in a register operand) and stores it into a destination operand that may be a register or in memory.
- VMWRITE - This instruction writes a component to the VMCS (the encoding of that field is given in a register operand) from a source operand that may be a register or in memory.
The behavior of the VMX management instructions is summarized below:
- VMCALL - This instruction allows a guest in VMX non-root operation to call the VMM for service. A VM exit occurs, transferring control to the VMM.
- VMLAUNCH - This instruction launches a virtual machine managed by the VMCS. A VM entry occurs, transferring control to the VM.
- VMRESUME - This instruction resumes a virtual machine managed by the VMCS. A VM entry occurs, transferring control to the VM.
- VMXOFF - This instruction causes the processor to leave VMX operation.
- VMXON - This instruction takes a single 64-bit source operand that is in memory. It causes a logical processor to enter VMX root operation and to use the memory referenced by the operand to support VMX operation.

Only VMCALL can be executed in compatibility mode (causing a VM exit). The other VMX instructions generate invalid-opcode exceptions if executed in compatibility mode.

The behavior of the VMX-specific TLB-management instructions is summarized below:
- INVEPT - This instruction invalidates entries in the TLBs and paging-structure caches that were derived from Extended Page Tables (EPT).
- INVVPID - This instruction invalidates entries in the TLBs and paging-structure caches based on a Virtual-Processor Identifier (VPID).

\subsection*{5.2 CONVENTIONS}

The operation sections for the VMX instructions in Section 5.3 use the pseudo-function VMexit, which indicates that the logical processor performs a VM exit.

The operation sections also use the pseudo-functions VMsucceed, VMfail, VMfailInvalid, and VMfailValid. These pseudo-functions signal instruction success or failure by setting or clearing bits in RFLAGS and, in some cases, by writing the VM-instruction error field. The following pseudocode fragments detail these functions:

VMsucceed:
\(C F \leftarrow 0\);
\(P F \leftarrow 0 ;\)
\(\mathrm{AF} \leftarrow 0 ;\)
ZF \(\leftarrow 0\);
\(S F \leftarrow 0 ;\)
OF \(\leftarrow 0\);
VMfail(ErrorNumber):
IF VMCS pointer is valid
THEN VMfailValid(ErrorNumber);
ELSE VMfaillnvalid;
FI;

VMfaillnvalid:
\(C F \leftarrow 1 ;\)
\(\mathrm{PF} \leftarrow 0 ;\)
\(\mathrm{AF} \leftarrow 0\);
ZF \(\leftarrow 0 ;\)
\(S F \leftarrow 0\);
\(\mathrm{OF} \leftarrow 0\);
VMfailValid(ErrorNumber):// executed only if there is a current VMCS
\(C F \leftarrow 0 ;\)
PF \(\leftarrow 0 ;\)
AF \(\leftarrow 0\);
\(\mathrm{ZF} \leftarrow 1\);
SF \(\leftarrow 0\);
OF \(\leftarrow 0\);
Set the VM-instruction error field to ErrorNumber;
The different VM-instruction error numbers are enumerated in Section 5.4, "VM Instruction Error Numbers".

\subsection*{5.3 VMX INSTRUCTIONS}

This section provides detailed descriptions of the VMX instructions.

\section*{INVEPT— Invalidate Translations Derived from EPT}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
66 OF 3880 & INVEPT r64, m128 & \begin{tabular}{l} 
Invalidates EPT-derived entries in the TLBs and \\
paging-structure caches (in 64-bit mode)
\end{tabular} \\
66 0F 3880 & INVEPT r32, m128 & \begin{tabular}{l} 
Invalidates EPT-derived entries in the TLBs and \\
paging-structure caches (outside 64-bit mode)
\end{tabular} \\
\hline
\end{tabular}

\section*{Description}

Invalidates mappings in the translation lookaside buffers (TLBs) and paging-structure caches that were derived from extended page tables (EPT). (See Chapter 25, "Support for Address Translation" in IA-32 Intel Architecture Software Developer's Manual, Volume 3B.) Invalidation is based on the INVEPT type specified in the register operand and the INVEPT descriptor specified in the memory operand.

Outside IA-32e mode, the register operand is always 32 bits, regardless of the value of CS.D. In 64-bit mode, the register operand has 64 bits; however, if bits 63:32 of the register operand are not zero, INVEPT fails due to an attempt to use an unsupported INVEPT type (see below).

The INVEPT types supported by a logical processors are reported in the IA32_VMX_EPT_VPID_CAP MSR (see Appendix "VMX Capability Reporting Facility" in IA-32 Intel Architecture Software Developer's Manual, Volume 3B). There are two INVEPT types currently defined:
- Single-context invalidation. If the INVEPT type is 1, the logical processor invalidates all mappings associated with bits \(51: 12\) of the EPT pointer (EPTP) specified in the INVEPT descriptor. It may invalidate other mappings as well.
- Global invalidation: If the INVEPT type is 2 , the logical processor invalidates mappings associated with all EPTPs.

If an unsupported INVEPT type is specified, the instruction fails.
INVEPT invalidates all the specified mappings for the indicated EPTP(s) regardless of the VPID and PCID values with which those mappings may be associated.
The INVEPT descriptor comprises 128 bits and contains a 64-bit EPTP value in bits 63:0 (see Figure 5-1).


Figure 5-1. INVEPT Descriptor

\section*{Operation}

IF (not in VMX operation) or (CRO.PE \(=0\) ) or (RFLAGS.VM \(=1\) ) or (IA32_EFER.LMA \(=1\) and CS.L \(=0\) ) THEN \#UD;
ELSIF in VMX non-root operation
THEN VM exit;
ELSIF CPL > 0
THEN \#GP(0);
ELSE
INVEPT_TYPE \(\leftarrow\) value of register operand;
IF IA32_VMX_EPT_VPID_CAP MSR indicates that processor does not support INVEPT_TYPE THEN VMfail(Invalid operand to INVEPT/INVVPID); ELSE // INVEPT_TYPE must be 1 or 2

INVEPT_DESC \(\leftarrow\) value of memory operand;
EPTP \(\leftarrow\) INVEPT_DESC[63:0];
CASE INVEPT_TYPE OF
1: // single-context invalidation
IF VM entry with the "enable EPT" VM execution control set to 1
would fail due to the EPTP value
THEN VMfail(Invalid operand to INVEPT/INVVPID); ELSE

Invalidate mappings associated with EPTP[51:12];
VMsucceed;
FI;
BREAK;
2: // global invalidation
Invalidate mappings associated with all EPTPs;
VMsucceed;
BREAK;
ESAC;
FI;
Fl ;

\section*{Flags Affected}

See the operation section and Section 5.2.

\section*{Protected Mode Exceptions}
\#GP(0)
If the current privilege level is not 0 .
If the memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains an unusable segment.
If the source operand is located in an execute-only code segment.
\begin{tabular}{ll} 
\#PF(fault-code) & If a page fault occurs in accessing the memory operand. \\
\#SS(0) & If the memory operand effective address is outside the SS \\
segment limit. \\
\#U the SS register contains an unusable segment. \\
& If not in VMX operation. \\
& If the logical processor does not support EPT \\
& (IA32_VMX_PROCBASED_CTLS2[33]=0). \\
& If the logical processor supports EPT \\
& (IA32_VMX_PROCBASED_CTLS2[33]=1) but does not support \\
& the INVEPT instruction (IA32_VMX_EPT_VPID_CAP[20]=0).
\end{tabular}

Real-Address Mode Exceptions
\#UD A logical processor cannot be in real-address mode while in VMX operation and the INVEPT instruction is not recognized outside VMX operation.

\section*{Virtual-8086 Mode Exceptions}
\#UD
The INVEPT instruction is not recognized in virtual-8086 mode.

\section*{Compatibility Mode Exceptions}
\#UD The INVEPT instruction is not recognized in compatibility mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{|c|c|}
\hline \#GP(0) & If the current privilege level is not 0 . \\
\hline & If the memory operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form. \\
\hline \#PF(fault-code) & If a page fault occurs in accessing the memory operand. \\
\hline \#SS(0) & If the memory operand is in the SS segment and the memory address is in a non-canonical form. \\
\hline \#UD & If not in VMX operation. \\
\hline & If the logical processor does not support EPT (IA32_VMX_PROCBASED_CTLS2[33]=0). \\
\hline & If the logical processor supports EPT (IA32_VMX_PROCBASED_CTLS2[33]=1) but does not support the INVEPT instruction (IA32_VMX_EPT_VPID_CAP[20]=0). \\
\hline
\end{tabular}

\section*{INVVPID- Invalidate Translations Based on VPID}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
66 0F 38 81 & INVVPID r64, m128 & \begin{tabular}{l} 
Invalidates entries in the TLBs and paging-structure \\
caches based on VPID (in 64-bit mode)
\end{tabular} \\
66 0F 38 81 & INVVPID r32, m128 & \begin{tabular}{l} 
Invalidates entries in the TLBs and paging-structure \\
caches based on VPID (outside 64-bit mode)
\end{tabular} \\
\hline
\end{tabular}

\section*{Description}

Invalidates mappings in the translation lookaside buffers (TLBs) and paging-structure caches based on virtual-processor identifier (VPID). (See Chapter 25, "Support for Address Translation" in IA-32 Intel Architecture Software Developer's Manual, Volume 3B.) Invalidation is based on the INVVPID type specified in the register operand and the INVVPID descriptor specified in the memory operand.

Outside IA-32e mode, the register operand is always 32 bits, regardless of the value of CS.D. In 64-bit mode, the register operand has 64 bits; however, if bits 63:32 of the register operand are not zero, INVVPID fails due to an attempt to use an unsupported INVVPID type (see below).
The INVVPID types supported by a logical processors are reported in the IA32_VMX_EPT_VPID_CAP MSR (see Appendix "VMX Capability Reporting Facility" in IA-32 Intel Architecture Software Developer's Manual, Volume 3B). There are four INVVPID types currently defined:
- Individual-address invalidation: If the INVVPID type is 0, the logical processor invalidates mappings for a single linear address and tagged with the VPID specified in the INVVPID descriptor. In some cases, it may invalidate mappings for other linear addresses (or with other VPIDs) as well.
- Single-context invalidation: If the INVVPID type is 1 , the logical processor invalidates all mappings tagged with the VPID specified in the INVVPID descriptor. In some cases, it may invalidate mappings for other VPIDs as well.
- All-contexts invalidation: If the INVVPID type is 2, the logical processor invalidates all mappings tagged with all VPIDs except VPID 0000H. In some cases, it may invalidate translations with VPID 0000H as well.
- Single-context invalidation, retaining global translations: If the INVVPID type is 3, the logical processor invalidates all mappings tagged with the VPID specified in the INVVPID descriptor except global translations. In some cases, it may invalidate global translations (and mappings with other VPIDs) as well. See the "Caching Translation Information" section in Chapter 4 of the IA-32 Intel Architecture Software Developer's Manual, Volumes 3A for information about global translations.

If an unsupported INVVPID type is specified, the instruction fails.

INVVPID invalidates all the specified mappings for the indicated VPID(s) regardless of the EPTP and PCID values with which those mappings may be associated.

The INVVPID descriptor comprises 128 bits and consists of a VPID and a linear address as shown in Figure 5-2.


Figure 5-2. INVVPID Descriptor

\section*{Operation}

IF (not in VMX operation) or (CRO.PE = 0 ) or (RFLAGS.VM \(=1\) ) or (IA32_EFER.LMA = 1 and CS.L \(=0\) ) THEN \#UD;
ELSIF in VMX non-root operation THEN VM exit;
ELSIF CPL > 0
THEN \#GP(0);
ELSE
INVVPID_TYPE \(\leftarrow\) value of register operand;
IF IA32_VMX_EPT_VPID_CAP MSR indicates that processor does not support
INVVPID_TYPE
THEN VMfail(Invalid operand to INVEPT/INVVPID);
ELSE // INVVPID_TYPE must be in the range 0-3
INVVPID_DESC \(\leftarrow\) value of memory operand;
IF INVVPID_DESC[63:16] \(=0\)
THEN VMfail(Invalid operand to INVEPT/INVVPID);
ELSE
CASE INVVPID_TYPE OF
0 : // individual-address invalidation
VPID \(\leftarrow\) INVVPID_DESC[15:0];
IF VPID \(=0\)
THEN VMfail(Invalid operand to INVEPT/INVVPID);
ELSE
GL_ADDR \(\leftarrow\) INVVPID_DESC[127:64];
IF (GL_ADDR is not in a canonical form)
VMfail(Invalid operand to INVEPT/INVVPID);
ELSE
```

with VPID;
FI;
BREAK;
1: // single-context invalidation
VPID \leftarrowINVVPID_DESC[15:0];
IF VPID = 0
THEN VMfail(Invalid operand to INVEPT/INVVPID);
ELSE
Invalidate all mappings tagged with VPID;
VMsucceed;
FI;
BREAK;
2:
Invalidate all mappings tagged with all non-zero VPIDs;
VMsucceed;
BREAK;
3:
VPID \leftarrowINVVPID_DESC[15:0];
IF VPID = 0
THEN VMfail(Invalid operand to INVEPT/INVVPID);
ELSE
Invalidate all mappings tagged with VPID except
global translations;
VMsucceed;
FI;
BREAK;
ESAC;
FI;
Fl;
FI;

```

Flags Affected
See the operation section and Section 5.2.

\section*{Protected Mode Exceptions}
\#GP(0) If the current privilege level is not 0.
If the memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains an unusable segment.
\begin{tabular}{|c|c|}
\hline \multirow{4}{*}{\[
\begin{aligned}
& \text { \#PF(fault-code) } \\
& \text { \#SS(0) }
\end{aligned}
\]} & If the source operand is located in an execute-only code segment. \\
\hline & If a page fault occurs in accessing the memory operand. \\
\hline & If the memory operand effective address is outside the SS segment limit. \\
\hline & If the SS register contains an unusable segment. \\
\hline \multirow[t]{3}{*}{\#UD} & If not in VMX operation. \\
\hline & If the logical processor does not support VPIDs (IA32_VMX_PROCBASED_CTLS2[37]=0). \\
\hline & If the logical processor supports VPIDs (IA32_VMX_PROCBASED_CTLS2[37]=1) but does not support the INVVPID instruction (IA32_VMX_EPT_VPID_CAP[32]=0). \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#UD & A logical processor cannot be in real-address mode while in VMX operation and the INVVPID instruction is not recognized outside VMX operation. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#UD & The INVVPID instruction is not recognized in virtual-8086 mode. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \#UD & The INVVPID instruction is not recognized in compatibility mode. \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \multirow[t]{2}{*}{\#GP(0)} & If the current privilege level is not 0 . \\
\hline & If the memory operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form. \\
\hline \#PF(fault-code) & If a page fault occurs in accessing the memory operand. \\
\hline \#SS(0) & If the memory destination operand is in the SS segment and the memory address is in a non-canonical form. \\
\hline \multirow[t]{3}{*}{\#UD} & If not in VMX operation. \\
\hline & If the logical processor does not support VPIDs (IA32_VMX_PROCBASED_CTLS2[37]=0). \\
\hline & If the logical processor supports VPIDs (IA32_VMX_PROCBASED_CTLS2[37]=1) but does not support the INVVPID instruction (IA32_VMX_EPT_VPID_CAP[32]=0). \\
\hline
\end{tabular}

\section*{VMCALL-Call to VM Monitor}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF 01 C1 & VMCALL & Call to VM monitor by causing VM exit. \\
\hline
\end{tabular}

\section*{Description}

This instruction allows guest software can make a call for service into an underlying VM monitor. The details of the programming interface for such calls are VMM-specific; this instruction does nothing more than cause a VM exit, registering the appropriate exit reason.

Use of this instruction in VMX root operation invokes an SMM monitor (see Section 26.15.2 in IA-32 Intel Architecture Software Developer's Manual, Volume 3B). This invocation will activate the dual-monitor treatment of system-management interrupts (SMIs) and system-management mode (SMM) if it is not already active (see Section 26.15.6 in IA-32 Intel Architecture Software Developer's Manual, Volume 3B).

\section*{Operation}

IF not in VMX operation
THEN \#UD;
ELSIF in VMX non-root operation
THEN VM exit;
ELSIF (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0)
THEN \#UD;
ELSIF CPL > 0
THEN \#GP(0);
ELSIF in SMM or the logical processor does not support the dual-monitor treatment of SMIs and SMM or the valid bit in the IA32_SMM_MONITOR_CTL MSR is clear

THEN VMfail (VMCALL executed in VMX root operation);
ELSIF dual-monitor treatment of SMIs and SMM is active
THEN perform an SMM VM exit (see Section 26.15.2
of the Intel \({ }^{\bullet} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3B);
ELSIF current-VMCS pointer is not valid
THEN VMfaillnvalid;
ELSIF launch state of current VMCS is not clear
THEN VMfailValid(VMCALL with non-clear VMCS);
ELSIF VM-exit control fields are not valid (see Section 26.15.6.1 of the Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3B)

THEN VMfailValid (VMCALL with invalid VM-exit control fields);
ELSE
enter SMM;
read revision identifier in MSEG;
IF revision identifier does not match that supported by processorTHEN
leave SMM;
VMfailValid(VMCALL with incorrect MSEG revision identifier);

ELSE
            read SMM-monitor features field in MSEG (see Section 26.15.6.2,
            in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3B);
            IF features field is invalid
                    THEN
                    leave SMM;
                    VMfailValid(VMCALL with invalid SMM-monitor features);
                    ELSE activate dual-monitor treatment of SMIs and SMM (see Section 26.15.6
                    in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume
                    3B);
        Fl ;
    FI ;
Fl ;

\section*{Flags Affected}
See the operation section and Section 5.2.

\section*{Protected Mode Exceptions}
\#GP(0) If the current privilege level is not 0 and the logical processor is in VMX root operation.
\#UD If executed outside VMX operation.
Real-Address Mode Exceptions
\#UD If executed outside VMX operation.
Virtual-8086 Mode Exceptions
\#UD If executed outside VMX non-root operation.

\section*{Compatibility Mode Exceptions}
\#UD If executed outside VMX non-root operation.

\section*{64-Bit Mode Exceptions}
\#UD If executed outside VMX non-root operation.

\section*{VMCLEAR-Clear Virtual-Machine Control Structure}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
66 0F C7 /6 & VMCLEAR m64 & Copy VMCS data to VMCS region in memory. \\
\hline
\end{tabular}

\section*{Description}

This instruction applies to the VMCS whose VMCS region resides at the physical address contained in the instruction operand. The instruction ensures that VMCS data for that VMCS (some of these data may be currently maintained on the processor) are copied to the VMCS region in memory. It also initializes parts of the VMCS region (for example, it sets the launch state of that VMCS to clear). See Chapter 21, "Virtual-Machine Control Structures," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B.

The operand of this instruction is always 64 bits and is always in memory. If the operand is the current-VMCS pointer, then that pointer is made invalid (set to FFFFFFFFF_FFFFFFFFH).

Note that the VMCLEAR instruction might not explicitly write any VMCS data to memory; the data may be already resident in memory before the VMCLEAR is executed.

\section*{Operation}

IF (register operand) or (not in VMX operation) or (CRO.PE = 0) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0)

THEN \#UD;
ELSIF in VMX non-root operation
THEN VM exit;
ELSIF CPL > 0
THEN \#GP(0); ELSE
addr \(\leftarrow\) contents of 64-bit in-memory operand;
IF addr is not 4KB-aligned OR
addr sets any bits beyond the physical-address width \({ }^{1}\)
THEN VMfail(VMCLEAR with invalid physical address);
ELSIF addr = VMXON pointer
THEN VMfail(VMCLEAR with VMXON pointer); ELSE
ensure that data for VMCS referenced by the operand is in memory; initialize implementation-specific data in VMCS region;

\footnotetext{
1. If IA32_VMX_BASIC[48] is read as 1, VMfail occurs if addr sets any bits in the range 63:32; see Appendix G.1.
}
launch state of VMCS referenced by the operand \(\leftarrow\) "clear" IF operand addr = current-VMCS pointer

THEN current-VMCS pointer \(\leftarrow\) FFFFFFFFF_FFFFFFFFFH;
FI;
VMsucceed;
Fl ;
Fl ;

\section*{Flags Affected}

See the operation section and Section 5.2.
Protected Mode Exceptions
\#GP(0) If the current privilege level is not 0.
If the memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains an unusable segment. If the operand is located in an execute-only code segment.
\#PF(fault-code) If a page fault occurs in accessing the memory operand.
\#SS(0) If the memory operand effective address is outside the SS segment limit.
If the SS register contains an unusable segment.
\#UD If operand is a register.
If not in VMX operation.

Real-Address Mode Exceptions
\#UD A logical processor cannot be in real-address mode while in VMX operation and the VMCLEAR instruction is not recognized outside VMX operation.

\section*{Virtual-8086 Mode Exceptions}
\#UD The VMCLEAR instruction is not recognized in virtual-8086 mode.

\section*{Compatibility Mode Exceptions \\ \#UD The VMCLEAR instruction is not recognized in compatibility mode.}
```

64-Bit Mode Exceptions
\#GP(0) If the current privilege level is not 0 .
If the source operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.

```
\#PF(fault-code) If a page fault occurs in accessing the memory operand.
\#SS(0)
\#UD

If the source operand is in the SS segment and the memory address is in a non-canonical form.
If operand is a register. If not in VMX operation.

\section*{VMLAUNCH/VMRESUME-Launch/Resume Virtual Machine}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF 01 C2 & VMLAUNCH & Launch virtual machine managed by current VMCS. \\
OF 01 C3 & VMRESUME & Resume virtual machine managed by current VMCS. \\
\hline
\end{tabular}

\section*{Description}

Effects a VM entry managed by the current VMCS.
- VMLAUNCH fails if the launch state of current VMCS is not "clear". If the instruction is successful, it sets the launch state to "launched."
- VMRESUME fails if the launch state of the current VMCS is not "launched."

If VM entry is attempted, the logical processor performs a series of consistency checks as detailed in Chapter 23, "VM Entries," in the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B. Failure to pass checks on the VMX controls or on the host-state area passes control to the instruction following the VMLAUNCH or VMRESUME instruction. If these pass but checks on the guest-state area fail, the logical processor loads state from the host-state area of the VMCS, passing control to the instruction referenced by the RIP field in the host-state area.

VM entry is not allowed when events are blocked by MOV SS or POP SS. Neither VMLAUNCH nor VMRESUME should be used immediately after either MOV to SS or POP to SS.

\section*{Operation}

IF (not in VMX operation) or (CRO.PE = 0 ) or (RFLAGS.VM \(=1\) ) or (IA32_EFER.LMA = 1 and CS.L \(=0\) ) THEN \#UD;
ELSIF in VMX non-root operation
THEN VMexit;
ELSIF CPL > 0
THEN \#GP(0);
ELSIF current-VMCS pointer is not valid
THEN VMfaillnvalid;
ELSIF events are being blocked by MOV SS
THEN VMfailValid(VM entry with events blocked by MOV SS);
ELSIF (VMLAUNCH and launch state of current VMCS is not "clear")
THEN VMfailValid(VMLAUNCH with non-clear VMCS);
ELSIF (VMRESUME and launch state of current VMCS is not "launched")
THEN VMfailValid(VMRESUME with non-launched VMCS);
ELSE
Check settings of VMX controls and host-state area;
IF invalid settings
THEN VMfailValid(VM entry with invalid VMX-control field(s)) or VMfailValid(VM entry with invalid host-state field(s)) or VMfailValid(VM entry with invalid executive-VMCS pointer)) or VMfailValid(VM entry with non-launched executive VMCS) or VMfailValid(VM entry with executive-VMCS pointer not VMXON pointer) or VMfailValid(VM entry with invalid VM-execution control fields in executive VMCS) as appropriate;
ELSE

Attempt to load guest state and PDPTRs as appropriate; clear address-range monitoring;
If failure in checking guest state or PDPTRs
THEN VM entry fails (see Section 22.7, in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3B); ELSE

Attempt to load MSRs from VM-entry MSR-load area; If failure

THEN VM entry fails (see Section 22.7, in the Intel \({ }^{\circ} 64\) and \(I A-32\)
Architectures Software Developer's Manual, Volume 3B); ELSE

IF VMLAUNCH
THEN launch state of VMCS \(\leftarrow\) "launched";
Fl ;
IF in SMM and "entry to SMM" VM-entry control is 0 THEN

IF "deactivate dual-monitor treatment" VM-entry control is 0

THEN SMM-transfer VMCS pointer \(\leftarrow\) current-VMCS pointer;
Fl ;
IF executive-VMCS pointer is VMX pointer THEN current-VMCS pointer \(\leftarrow\) VMCS-link pointer; ELSE current-VMCS pointer \(\leftarrow\) executive-VMCS pointer;
Fl ;
leave SMM;
FI;
VM entry succeeds;
FI ;
FI ;
FI;
FI ;

Further details of the operation of the VM-entry appear in Chapter 22 of IA-32 Intel Architecture Software Developer's Manual, Volume 3B.

\section*{Flags Affected}

See the operation section and Section 5.2.

Protected Mode Exceptions
\#GP(0) If the current privilege level is not 0.
\#UD If executed outside VMX operation.

Real-Address Mode Exceptions
\#UD \begin{tabular}{l} 
A logical processor cannot be in real-address mode while in VMX \\
operation and the VMLAUNCH and VMRESUME instructions are \\
not recognized outside VMX operation.
\end{tabular}

Virtual-8086 Mode Exceptions
\#UD The VMLAUNCH and VMRESUME instructions are not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
\#UD
The VMLAUNCH and VMRESUME instructions are not recognized in compatibility mode.

64-Bit Mode Exceptions
\#GP(0) If the current privilege level is not 0.
\#UD If executed outside VMX operation.

\section*{VMPTRLD-Load Pointer to Virtual-Machine Control Structure}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF C7 /6 & VMPTRLD m64 & Loads the current VMCS pointer from memory. \\
\hline
\end{tabular}

\section*{Description}

Marks the current-VMCS pointer valid and loads it with the physical address in the instruction operand. The instruction fails if its operand is not properly aligned, sets unsupported physical-address bits, or is equal to the VMXON pointer. In addition, the instruction fails if the 32 bits in memory referenced by the operand do not match the VMCS revision identifier supported by this processor. \({ }^{1}\)

The operand of this instruction is always 64 bits and is always in memory.

\section*{Operation}

IF (register operand) or (not in VMX operation) or (CRO.PE = 0) or (RFLAGS.VM \(=1\) ) or (IA32_EFER.LMA = 1 and CS.L = 0)

THEN \#UD;
ELSIF in VMX non-root operation
THEN VMexit;
ELSIF CPL > 0
THEN \#GP(0);
ELSE
addr \(\leftarrow\) contents of 64-bit in-memory source operand;
IF addr is not 4KB-aligned OR addr sets any bits beyond the physical-address width \({ }^{2}\)

THEN VMfail(VMPTRLD with invalid physical address);
ELSIF addr = VMXON pointer
THEN VMfail(VMPTRLD with VMXON pointer); ELSE
rev \(\leftarrow 32\) bits located at physical address addr;
IF rev \(=\) VMCS revision identifier supported by processor
THEN VMfail(VMPTRLD with incorrect VMCS revision identifier);
ELSE
current-VMCS pointer \(\leftarrow\) addr;
VMsucceed;
1. Software should consult the VMX capability MSR VMX_BASIC to discover the VMCS revision identifier supported by this processor (see Appendix G, "VMX Capability Reporting Facility," in the Intel 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B).
2. If IA32_VMX_BASIC[48] is read as 1, VMfail occurs if addr sets any bits in the range 63:32; see Appendix G.1.

\section*{Fl;}

FI;
FI;
Flags Affected
See the operation section and Section 5.2.
Protected Mode Exceptions
\#GP(0) If the current privilege level is not 0.
If the memory source operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains an unusable segment.
If the source operand is located in an execute-only code segment.
\#PF(fault-code) If a page fault occurs in accessing the memory source operand.
\#SS(0) If the memory source operand effective address is outside the SS segment limit.
If the SS register contains an unusable segment.
\#UD If operand is a register.
If not in VMX operation.

Real-Address Mode Exceptions
\#UD A logical processor cannot be in real-address mode while in VMX operation and the VMPTRLD instruction is not recognized outside VMX operation.

Virtual-8086 Mode Exceptions
\#UD The VMPTRLD instruction is not recognized in virtual-8086 mode.

\section*{Compatibility Mode Exceptions}
\#UD The VMPTRLD instruction is not recognized in compatibility mode.

\section*{64-Bit Mode Exceptions}
\#GP(0) If the current privilege level is not 0 .
If the source operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs in accessing the memory source operand.
\begin{tabular}{ll} 
\#SS(0) & If the source operand is in the SS segment and the memory \\
address is in a non-canonical form. \\
\#UD & If operand is a register. \\
If not in VMX operation.
\end{tabular}

\section*{VMPTRST-Store Pointer to Virtual-Machine Control Structure}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF C7 /7 & VMPTRST m64 & Stores the current VMCS pointer into memory. \\
\hline
\end{tabular}

\section*{Description}

Stores the current-VMCS pointer into a specified memory address. The operand of this instruction is always 64 bits and is always in memory.

\section*{Operation}

IF (register operand) or (not in VMX operation) or (CRO.PE = 0) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0)

THEN \#UD;
ELSIF in VMX non-root operation
THEN VMexit;
ELSIF CPL > 0
THEN \#GP(0);
ELSE
64-bit in-memory destination operand \(\leftarrow\) current-VMCS pointer;
VMsucceed;
Fl ;

Flags Affected
See the operation section and Section 5.2.
Protected Mode Exceptions
\#GP(0) If the current privilege level is not 0.
If the memory destination operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains an unusable segment.
If the destination operand is located in a read-only data segment or any code segment.
\#PF(fault-code) If a page fault occurs in accessing the memory destination operand.
\begin{tabular}{ll} 
\#SS(0) & If the memory destination operand effective address is outside \\
the SS segment limit. \\
\#UD & If the SS register contains an unusable segment. \\
If operand is a register. \\
If not in VMX operation.
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#UD & A logical processor cannot be in real-address mode while in VMX operation and the VMPTRST instruction is not recognized outside VMX operation. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#UD & The VMPTRST instruction is not recognized in virtual-8086 mode. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \#UD & The VMPTRST instruction is not recognized in compatibility mode. \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \multirow[t]{2}{*}{\#GP(0)} & If the current privilege level is not 0 . \\
\hline & If the destination operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form. \\
\hline \#PF(fault-code) & If a page fault occurs in accessing the memory destination operand. \\
\hline \#SS(0) & If the destination operand is in the SS segment and the memory address is in a non-canonical form. \\
\hline \#UD & If operand is a register. \\
\hline & If not in VMX operation. \\
\hline
\end{tabular}

\section*{VMREAD—Read Field from Virtual-Machine Control Structure}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF 78 & VMREAD r/m64, r64 & Reads a specified VMCS field (in 64-bit mode). \\
OF 78 & VMREAD r/m32, r32 & Reads a specified VMCS field (outside 64-bit mode). \\
\hline
\end{tabular}

\section*{Description}

Reads a specified field from the VMCS and stores it into a specified destination operand (register or memory).

The specific VMCS field is identified by the VMCS-field encoding contained in the register source operand. Outside IA-32e mode, the source operand has 32 bits, regardless of the value of CS.D. In 64-bit mode, the source operand has 64 bits; however, if bits 63:32 of the source operand are not zero, VMREAD will fail due to an attempt to access an unsupported VMCS component (see operation section).

The effective size of the destination operand, which may be a register or in memory, is always 32 bits outside IA-32e mode (the setting of CS.D is ignored with respect to operand size) and 64 bits in 64-bit mode. If the VMCS field specified by the source operand is shorter than this effective operand size, the high bits of the destination operand are cleared to 0 . If the VMCS field is longer, then the high bits of the field are not read.

Note that any faults resulting from accessing a memory destination operand can occur only after determining, in the operation section below, that the VMCS pointer is valid and that the specified VMCS field is supported.

\section*{Operation}

IF (not in VMX operation) or (RFLAGS.VM \(=1\) ) or (IA32_EFER.LMA \(=1\) and CS.L \(=0\) )
THEN \#UD;
ELSIF in VMX non-root operation
THEN VMexit;
ELSIF CPL > 0
THEN \#GP(0);
ELSIF current-VMCS pointer is not valid THEN VMfaillnvalid;
ELSIF register source operand does not correspond to any VMCS field THEN VMfailValid(VMREAD/VMWRITE from/to unsupported VMCS component); ELSE

DEST \(\leftarrow\) contents of VMCS field indexed by register source operand; VMsucceed;

FI;

Flags Affected
See the operation section and Section 5.2.

\section*{Protected Mode Exceptions}
\#GP(0) If the current privilege level is not 0.
If a memory destination operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains an unusable segment.
If the destination operand is located in a read-only data segment or any code segment.
\#PF(fault-code) If a page fault occurs in accessing a memory destination operand.
\#SS(0) If a memory destination operand effective address is outside the SS segment limit.
If the SS register contains an unusable segment.
\#UD If not in VMX operation.

Real-Address Mode Exceptions
\#UD A logical processor cannot be in real-address mode while in VMX operation and the VMREAD instruction is not recognized outside VMX operation.

Virtual-8086 Mode Exceptions
\#UD The VMREAD instruction is not recognized in virtual-8086 mode.

\section*{Compatibility Mode Exceptions}
\#UD
The VMREAD instruction is not recognized in compatibility mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If the current privilege level is not 0. \\
If the memory destination operand is in the CS, DS, ES, FS, or
\end{tabular} \\
GS segments and the memory address is in a non-canonical \\
form.
\end{tabular}\(\quad\)\begin{tabular}{l} 
If a page fault occurs in accessing a memory destination \\
operand. \\
\#SS(0)
\end{tabular} \begin{tabular}{l} 
If the memory destination operand is in the SS segment and the \\
memory address is in a non-canonical form.
\end{tabular}

\section*{VMRESUME-Resume Virtual Machine}

See VMLAUNCH/VMRESUME—Launch/Resume Virtual Machine.

\section*{VMWRITE-Write Field to Virtual-Machine Control Structure}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF 79 & VMWRITE r64, r/m64 & Writes a specified VMCS field (in 64-bit mode) \\
OF 79 & VMWRITE r32, r/m32 & Writes a specified VMCS field (outside 64-bit mode) \\
\hline
\end{tabular}

\section*{Description}

Writes to a specified field in the VMCS specified by a secondary source operand (register only) using the contents of a primary source operand (register or memory).

The VMCS field is identified by the VMCS-field encoding contained in the register secondary source operand. Outside IA-32e mode, the secondary source operand is always 32 bits, regardless of the value of CS.D. In 64-bit mode, the secondary source operand has 64 bits; however, if bits 63:32 of the secondary source operand are not zero, VMWRITE will fail due to an attempt to access an unsupported VMCS component (see operation section).

The effective size of the primary source operand, which may be a register or in memory, is always 32 bits outside IA-32e mode (the setting of CS.D is ignored with respect to operand size) and 64 bits in 64-bit mode. If the VMCS field specified by the secondary source operand is shorter than this effective operand size, the high bits of the primary source operand are ignored. If the VMCS field is longer, then the high bits of the field are cleared to 0 .

Note that any faults resulting from accessing a memory source operand occur after determining, in the operation section below, that the VMCS pointer is valid but before determining if the destination VMCS field is supported.

\section*{Operation}

IF (not in VMX operation) or ( \(\mathrm{CRO.PE}=0\) ) or (RFLAGS.VM \(=1\) ) or (IA32_EFER.LMA = 1 and CS.L \(=0\) ) THEN \#UD;
ELSIF in VMX non-root operation
THEN VMexit;
ELSIF CPL > 0
THEN \#GP(0);
ELSIF current-VMCS pointer is not valid THEN VMfaillnvalid;
ELSIF register destination operand does not correspond to any VMCS field THEN VMfailValid(VMREAD/VMWRITE from/to unsupported VMCS component);
ELSIF VMCS field indexed by register destination operand is read-only) THEN VMfailValid(VMWRITE to read-only VMCS component); ELSE

VMCS field indexed by register destination operand \(\leftarrow\) SRC;
VMsucceed;

\section*{Fl ;}

\section*{Flags Affected}

See the operation section and Section 5.2.
Protected Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & If the current privilege level is not 0. \\
& If a memory source operand effective address is outside the CS, \\
& DS, ES, FS, or GS segment limit.
\end{tabular}
If the DS, ES, FS, or GS register contains an unusable segment.
If the source operand is located in an execute-only code
segment.

Real-Address Mode Exceptions
\#UD A logical processor cannot be in real-address mode while in VMX operation and the VMWRITE instruction is not recognized outside VMX operation.

Virtual-8086 Mode Exceptions
\#UD The VMWRITE instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
\#UD The VMWRITE instruction is not recognized in compatibility mode.

\section*{64-Bit Mode Exceptions}
\#GP(0) If the current privilege level is not 0.
If the memory source operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs in accessing a memory source operand.
\#SS(0) If the memory source operand is in the SS segment and the memory address is in a non-canonical form.
\#UD If not in VMX operation.

\section*{VMXOFF-Leave VMX Operation}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF 01 C4 & VMXOFF & Leaves VMX operation. \\
\hline
\end{tabular}

\section*{Description}

Takes the logical processor out of VMX operation, unblocks INIT signals, conditionally re-enables A20M, and clears any address-range monitoring. \({ }^{1}\)

\section*{Operation}

IF (not in VMX operation) or (CRO.PE = 0) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0) THEN \#UD;
ELSIF in VMX non-root operation
THEN VMexit;
ELSIF CPL > 0
THEN \#GP(0);
ELSIF dual-monitor treatment of SMIs and SMM is active
THEN VMfail(VMXOFF under dual-monitor treatment of SMIs and SMM);
ELSE
leave VMX operation;
unblock INIT;
IF IA32_SMM_MONITOR_CTL[2] = \(0^{2}\)
THEN unblock SMIs;
IF outside SMX operation \({ }^{3}\)
THEN unblock and enable A20M;
Fl ; clear address-range monitoring; VMsucceed;

FI;
1. See the information on MONITOR/MWAIT in Chapter 8, "Multiple-Processor Management," of the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.
2. Setting IA32_SMM_MONITOR_CTL[bit 2] to 1 prevents VMXOFF from unblocking SMIs regardless of the value of the register's value bit (bit 0). Not all processors allow this bit to be set to 1 . Software should consult the VMX capability MSR IA32_VMX_MISC (see Appendix G.6) to determine whether this is allowed.
3. A logical processor is outside SMX operation if GETSEC[SENTER] has not been executed or if GETSEC[SEXIT] was executed after the last execution of GETSEC[SENTER]. See Chapter 6, "Safer Mode Extensions Reference."

\section*{Flags Affected}

See the operation section and Section 5.2.
Protected Mode Exceptions
\#GP(0) If executed in VMX root operation with CPL >0.
\#UD If executed outside VMX operation.
Real-Address Mode Exceptions
\#UD A logical processor cannot be in real-address mode while in VMX operation and the VMXOFF instruction is not recognized outside VMX operation.

\section*{Virtual-8086 Mode Exceptions}
\#UD
The VMXOFF instruction is not recognized in virtual-8086 mode.
Compatibility Mode Exceptions
\#UD The VMXOFF instruction is not recognized in compatibility mode.
64-Bit Mode Exceptions
\#GP(0) If executed in VMX root operation with CPL > 0 .
\#UD If executed outside VMX operation.

\section*{VMXON-Enter VMX Operation}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
F3 OF C7 /6 & VMXON m64 & Enter VMX root operation. \\
\hline
\end{tabular}

\section*{Description}

Puts the logical processor in VMX operation with no current VMCS, blocks INIT signals, disables A20M, and clears any address-range monitoring established by the MONITOR instruction. \({ }^{1}\)

The operand of this instruction is a 4KB-aligned physical address (the VMXON pointer) that references the VMXON region, which the logical processor may use to support VMX operation. This operand is always 64 bits and is always in memory.

\section*{Operation}
```

IF (register operand) or (CRO.PE = 0) or (CR4.VMXE = 0) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1
and CS.L = 0)
THEN \#UD;
ELSIF not in VMX operation
THEN
IF (CPL > 0) or (in A2OM mode) or
(the values of CRO and CR4 are not supported in VMX operation2) or
(bit O (lock bit) of IA32_FEATURE_CONTROL MSR is clear) or
(in SMX operation3}\mathrm{ and bit 1 of IA32_FEATURE_CONTROL MSR is clear) or
(outside SMX operation and bit 2 of IA32_FEATURE_CONTROL MSR is clear)
THEN \#GP(0);
ELSE
addr }\leftarrow contents of 64-bit in-memory source operand
IF addr is not 4KB-aligned or
addr sets any bits beyond the physical-address width}\mp@subsup{}{}{4
THEN VMfaillnvalid;

```
1. See the information on MONITOR/MWAIT in Chapter 8, "Multiple-Processor Management," of the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.
2. See Section 19.8 of the Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume \(3 B\).
3. A logical processor is in SMX operation if GETSEC[SEXIT] has not been executed since the last execution of GETSEC[SENTER]. A logical processor is outside SMX operation if GETSEC[SENTER] has not been executed or if GETSEC[SEXIT] was executed after the last execution of GETSEC[SENTER]. See Chapter 6, "Safer Mode Extensions Reference."
4. If IA32_VMX_BASIC[48] is read as 1, VMfaillnvalid occurs if addr sets any bits in the range 63:32; see Appendix G.1.
```

                    ELSE
            rev }\leftarrow32 bits located at physical address addr;
            IF rev = VMCS revision identifier supported by processor
                THEN VMfaillnvalid;
                ELSE
                current-VMCS pointer }\leftarrow\mathrm{ FFFFFFFFF_FFFFFFFFH;
                enter VMX operation;
                block INIT signals;
                block and disable A20M;
                clear address-range monitoring;
                VMsucceed;
                    FI;
                        FI;
            Fl;
    ELSIF in VMX non-root operation
THEN VMexit;
ELSIF CPL > 0
THEN \#GP(0);
ELSE VMfail("VMXON executed in VMX root operation");
FI;

```

\section*{Flags Affected}
```

See the operation section and Section 5.2.

```

\section*{Protected Mode Exceptions}
```

\#GP(0) If executed outside VMX operation with CPL>0 or with invalid CRO or CR4 fixed bits.
If executed in A20M mode.
If the memory source operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains an unusable segment.
If the source operand is located in an execute-only code segment.
\#PF(fault-code) If a page fault occurs in accessing the memory source operand.
\#SS(0) If the memory source operand effective address is outside the SS segment limit.
If the SS register contains an unusable segment.
\#UD If operand is a register.
If executed with CR4.VMXE $=0$.

```

\section*{Real-Address Mode Exceptions}
\#UD The VMXON instruction is not recognized in real-address mode.
Virtual-8086 Mode Exceptions
\#UD The VMXON instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
\#UD The VMXON instruction is not recognized in compatibility mode.

\section*{64-Bit Mode Exceptions}

If executed outside VMX operation with CPL > 0 or with invalid CRO or CR4 fixed bits.

If executed in A20M mode.
If the source operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs in accessing the memory source operand.
\#SS(0) If the source operand is in the SS segment and the memory address is in a non-canonical form.
\#UD If operand is a register.
If executed with CR4.VMXE \(=0\).

\subsection*{5.4 VM INSTRUCTION ERROR NUMBERS}

For certain error conditions, the VM-instruction error field is loaded with an error number to indicate the source of the error. Table 5-1 lists VM-instruction error numbers.

Table 5-1. VM-Instruction Error Numbers
\begin{tabular}{|l|l|}
\hline \begin{tabular}{l} 
Error \\
Number
\end{tabular} & Description \\
\hline 1 & VMCALL executed in VMX root operation \\
\hline 2 & VMCLEAR with invalid physical address \\
\hline 3 & VMCLEAR with VMXON pointer \\
\hline 4 & VMLAUNCH with non-clear VMCS \\
\hline 5 & VMRESUME with non-launched VMCS \\
\hline 6 & VMRESUME after VMXOFF (VMXOFF and VMXON between VMLAUNCH and VMRESUME) \\
\hline 7 & VM entry with invalid control field(s) \({ }^{\text {L,3 }}\)
\end{tabular}\(|\)\begin{tabular}{|l|l|}
\hline 8 & VM entry with invalid host-state field(s) \\
\hline 10 & VMPTRLD with invalid physical address \\
\hline 11 & VMPTRLD with VMXON pointer \\
\hline 12 & VMREAD/VMWRITE from/to unsupported VMCS component \\
\hline 13 & VMWRITE to read-only VMCS component \\
\hline 15 & VMXON executed in VMX root operation \\
\hline 16 & VM entry with invalid executive-VMCS pointer² \\
\hline 17 & VM entry with non-launched executive VMCS \({ }^{2}\) \\
\hline 18 & \begin{tabular}{l} 
VM entry with executive-VMCS pointer not VMXON pointer (when attempting to \\
deactivate the dual-monitor treatment of SMIs and SMM)
\end{tabular} \\
\hline 19 & \begin{tabular}{l} 
VMCALL with non-clear VMCS (when attempting to activate the dual-monitor treatment \\
of SMIs and SMM)
\end{tabular} \\
\hline 20 & VMCALL with invalid VM-exit control fields \\
\hline 22 & \begin{tabular}{l} 
VMCALL with incorrect MSEG revision identifier (when attempting to activate the dual- \\
monitor treatment of SMIs and SMM)
\end{tabular} \\
\hline 24 & \begin{tabular}{l} 
VMXOFF under dual-monitor treatment of SMIs and SMM \\
\hline \\
VMCALL with invalid SMM-monitor features (when attempting to activate the dual- \\
monitor treatment of SMIs and SMM)
\end{tabular} \\
\hline
\end{tabular}

Table 5-1. VM-Instruction Error Numbers (Contd.)
\begin{tabular}{|l|l|}
\hline \begin{tabular}{l} 
Error \\
Number
\end{tabular} & Description \\
\hline 25 & \begin{tabular}{l} 
VM entry with invalid VM-execution control fields in executive VMCS (when attempting to \\
return from SMM) \\
2,3
\end{tabular} \\
\hline 26 & VM entry with events blocked by MOV SS. \\
\hline 28 & Invalid operand to INVEPT/INVVPID. \\
\hline
\end{tabular}

NOTES:
1. Earlier versions of this manual described this error as "VMRESUME with a corrupted VMCS".
2. VM-entry checks on control fields and host-state fields may be performed in any order. Thus, an indication by error number of one cause does not imply that there are not also other errors. Different processors may give different error numbers for the same VMCS.
3. Error number 7 is not used for VM entries that return from SMM that fail due to invalid VM-execution control fields in the executive VMCS. Error number 25 is used for these cases.

VMX INSTRUCTION REFERENCE

\section*{CHAPTER 6 SAFER MODE EXTENSIONS REFERENCE}

\subsection*{6.1 OVERVIEW}

This chapter describes the Safer Mode Extensions (SMX) for the Intel 64 and IA-32 architectures. Safer Mode Extensions (SMX) provide a programming interface for system software to establish a measured environment within the platform to support trust decisions by end users. The measured environment includes:
- Measured launch of a system executive, referred to as a Measured Launched Environment (MLE) \({ }^{1}\). The system executive may be based on a Virtual Machine Monitor (VMM), a measured VMM is referred to as MVMM \({ }^{2}\).
- Mechanisms to ensure the above measurement is protected and stored in a secure location in the platform.
- Protection mechanisms that allow the VMM to control attempts to modify the VMM

The measurement and protection mechanisms used by a measured environment are supported by the capabilities of an Intel \({ }^{\circledR}\) Trusted Execution Technology (Intel \({ }^{\circledR}\) TXT) platform:
- The SMX are the processor's programming interface in an Intel TXT platform;
- The chipset in an Intel TXT platform provides enforcement of the protection mechanisms;
- Trusted Platform Module (TPM) 1.2 in the platform provides platform configuration registers (PCRs) to store software measurement values.

\subsection*{6.2 SMX FUNCTIONALITY}

SMX functionality is provided in an Intel 64 processor through the GETSEC instruction via leaf functions. The GETSEC instruction supports multiple leaf functions. Leaf functions are selected by the value in EAX at the time GETSEC is executed. Each GETSEC leaf function is documented separately in the reference pages with a unique mnemonic (even though these mnemonics share the same opcode, OF 37).

\footnotetext{
1. See Intel \({ }^{\circ}\) Trusted Execution Technology Measured Launched Environment Programming Guide.
2. An MVMM is sometimes referred to as a measured launched environment (MLE). See Intel \({ }^{\oplus}\) Trusted Execution Technology Measured Launched Environment Programming Guide
}

\subsection*{6.2.1 Detecting and Enabling SMX}

Software can detect support for SMX operation using the CPUID instruction. If software executes CPUID with 1 in EAX, a value of 1 in bit 6 of ECX indicates support for SMX operation (GETSEC is available), see CPUID instruction for the layout of feature flags of reported by CPUID.01H:ECX.

System software enables SMX operation by setting CR4.SMXE[Bit 14] = 1 before attempting to execute GETSEC. Otherwise, execution of GETSEC results in the processor signaling an invalid opcode exception (\#UD).
If the CPUID SMX feature flag is clear (CPUID.01H.ECX[Bit 6] = 0), attempting to set CR4.SMXE[Bit 14] results in a general protection exception.
The IA32_FEATURE_CONTROL MSR (at address 03AH) provides feature control bits that configure operation of VMX and SMX. These bits are documented in Table 6-1.

Table 6-1. Layout of IA32_FEATURE_CONTROL
\begin{tabular}{|l|l|}
\hline Bit Position & Description \\
\hline 0 & \begin{tabular}{l} 
Lock bit ( 0 = unlocked, 1 = locked). When set to ' 1 ' further writes to this MSR \\
are blocked.
\end{tabular} \\
\hline 1 & Enable VMX in SMX operation \\
\hline 2 & Enable VMX outside SMX operation \\
\hline \(7: 3\) & Reserved \\
\hline \(14: 8\) & \begin{tabular}{l} 
SENTER Local Function Enables: When set, each bit in the field represents an \\
enable control for a corresponding SENTER function.
\end{tabular} \\
\hline 15 & \begin{tabular}{l} 
SENTER Global Enable: Must be set to ' 1 ' to enable operation of \\
GETSEC[SENTER]
\end{tabular} \\
\hline \(63: 16\) & Reserved \\
\hline
\end{tabular}
- Bit 0 is a lock bit. If the lock bit is clear, an attempt to execute VMXON will cause a general-protection exception. Attempting to execute GETSEC[SENTER] when the lock bit is clear will also cause a general-protection exception. If the lock bit is set, WRMSR to the IA32_FEATURE_CONTROL MSR will cause a generalprotection exception. Once the lock bit is set, the MSR cannot be modified until a power-on reset. System BIOS can use this bit to provide a setup option for BIOS to disable support for VMX, SMX or both VMX and SMX.
- Bit 1 enables VMX in SMX operation (between executing the SENTER and SEXIT leaves of GETSEC). If this bit is clear, an attempt to execute VMXON in SMX will cause a general-protection exception if executed in SMX operation. Attempts to set this bit on logical processors that do not support both VMX operation (Chapter 5, "VMX Instruction Reference") and SMX operation cause general-protection exceptions.
- Bit 2 enables VMX outside SMX operation. If this bit is clear, an attempt to execute VMXON will cause a general-protection exception if executed outside SMX operation. Attempts to set this bit on logical processors that do not support VMX operation cause general-protection exceptions.
- Bits 8 through 14 specify enabled functionality of the SENTER leaf function. Each bit in the field represents an enable control for a corresponding SENTER function. Only enabled SENTER leaf functionality can be used when executing SENTER.
- Bits 15 specify global enable of all SENTER functionalities.

\subsection*{6.2.2 SMX Instruction Summary}

System software must first query for available GETSEC leaf functions by executing GETSEC[CAPABILITIES]. The CAPABILITIES leaf function returns a bit map of available GETSEC leaves. An attempt to execute an unsupported leaf index results in an undefined opcode (\#UD) exception.

\subsection*{6.2.2.1 GETSEC[CAPABILITIES]}

The SMX functionality provides an architectural interface for newer processor generations to extend SMX capabilities. Specifically, the GETSEC instruction provides a capability leaf function for system software to discover the available GETSEC leaf functions that are supported in a processor. Table 6-2 lists the currently available GETSEC leaf functions.

Table 6-2. GETSEC Leaf Functions
\begin{tabular}{|l|l|l|}
\hline Index (EAX) & Leaf function & Description \\
\hline 0 & CAPABILITIES & \begin{tabular}{l} 
Returns the available leaf functions of the GETSEC \\
instruction
\end{tabular} \\
\hline 1 & Undefined & Reserved \\
\hline 2 & ENTERACCS & Enter \\
\hline 3 & EXITAC & Exit \\
\hline 4 & SENTER & Launch an MLE \\
\hline 5 & SEXIT & Exit the MLE \\
\hline 6 & PARAMETERS & Return SMX related parameter information \\
\hline 7 & SMCTRL & SMX mode control \\
\hline 8 & WAKEUP & Wake up sleeping processors in safer mode \\
\hline \(9-(4 G-1)\) & Undefined & Reserved \\
\hline
\end{tabular}

\subsection*{6.2.2.2 GETSEC[ENTERACCS]}

The GETSEC[ENTERACCS] leaf enables authenticated code execution mode. The ENTERACCS leaf function performs an authenticated code module load using the chipset public key as the signature verification. ENTERACCS requires the existence of an Intel \({ }^{\circledR}\) Trusted Execution Technology capable chipset since it unlocks the chipset private configuration register space after successful authentication of the loaded module. The physical base address and size of the authenticated code module are specified as input register values in EBX and ECX, respectively.

While in the authenticated code execution mode, certain processor state properties change. For this reason, the time in which the processor operates in authenticated code execution mode should be limited to minimize impact on external system events.

Upon entry into, the previous paging context is disabled (since the authenticated code module image is specified with physical addresses and can no longer rely upon external memory-based page-table structures).
Prior to executing the GETSEC[ENTERACCS] leaf, system software must ensure the logical processor issuing GETSEC[ENTERACCS] is the boot-strap processor (BSP), as indicated by IA32_APIC_BASE.BSP = 1. System software must ensure other logical processors are in a suitable idle state and not marked as BSP.

The GETSEC[ENTERACCS] leaf may be used by different agents to load different authenticated code modules to perform functions related to different aspects of a measured environment, for example system software and Intel \(®\) TXT enabled BIOS may use more than one authenticated code modules.

\subsection*{6.2.2.3 GETSEC[EXITAC]}

GETSEC[EXITAC] takes the processor out of . When this instruction leaf is executed, the contents of the authenticated code execution area are scrubbed and control is transferred to the non-authenticated context defined by a near pointer passed with the GETSEC[EXITAC] instruction.

The authenticated code execution area is no longer accessible after completion of GETSEC[EXITAC]. RBX (or EBX) holds the address of the near absolute indirect target to be taken.

\subsection*{6.2.2.4 GETSEC[SENTER]}

The GETSEC[SENTER] leaf function is used by the initiating logical processor (ILP) to launch an MLE. GETSEC[SENTER] can be considered a superset of the ENTERACCS leaf, because it enters as part of the measured environment launch.

Measured environment startup consists of the following steps:
- the ILP rendezvous the responding logical processors (RLPs) in the platform into a controlled state (At the completion of this handshake, all the RLPs except for
the ILP initiating the measured environment launch are placed in a newly defined SENTER sleep state).
- Load and authenticate the authenticated code module required by the measured environment, and enter authenticated code execution mode.
- Verify and lock certain system configuration parameters.
- Measure the dynamic root of trust and store into the PCRs in TPM.
- Transfer control to the MLE with interrupts disabled.

Prior to executing the GETSEC[SENTER] leaf, system software must ensure the platform's TPM is ready for access and the ILP is the boot-strap processor (BSP), as indicated by IA32_APIC_BASE.BSP. System software must ensure other logical processors (RLPs) are in a suitable idle state and not marked as BSP.

System software launching a measurement environment is responsible for providing a proper authenticate code module address when executing GETSEC[SENTER]. The AC module responsible for the launch of a measured environment and loaded by GETSEC[SENTER] is referred to as SINIT. See Intel® Trusted Execution Technology Measured Launched Environment Programming Guide for additional information on system software requirements prior to executing GETSEC[SENTER].

\subsection*{6.2.2.5 GETSEC[SEXIT]}

System software exits the measured environment by executing the instruction GETSEC[SEXIT] on the ILP. This instruction rendezvous the responding logical processors in the platform for exiting from the measured environment. External events (if left masked) are unmasked and Intel \({ }^{\circledR}\) TXT-capable chipset's private configuration space is re-locked.

\subsection*{6.2.2.6 GETSEC[PARAMETERS]}

The GETSEC[PARAMETERS] leaf function is used to report attributes, options and limitations of SMX operation. Software uses this leaf to identify operating limits or additional options.

The information reported by GETSEC[PARAMETERS] may require executing the leaf multiple times using EBX as an index. If the GETSEC[PARAMETERS] instruction leaf or if a specific parameter field is not available, then SMX operation should be interpreted to use the default limits of respective GETSEC leaves or parameter fields defined in the GETSEC[PARAMETERS] leaf.

\subsection*{6.2.2.7 GETSEC[SMCTRL]}

The GETSEC[SMCTRL] leaf function is used for providing additional control over specific conditions associated with the SMX architecture. An input register is supported for selecting the control operation to be performed. See the specific leaf description for details on the type of control provided.

\subsection*{6.2.2.8 GETSEC[WAKEUP]}

Responding logical processors (RLPs) are placed in the SENTER sleep state after the initiating logical processor executes GETSEC[SENTER]. The ILP can wake up RLPs to join the measured environment by using GETSEC[WAKEUP]. When the RLPs in SENTER sleep state wake up, these logical processors begin execution at the entry point defined in a data structure held in system memory (pointed to by an chipset register LT.MLE.JOIN) in TXT configuration space.

\subsection*{6.2.3 Measured Environment and SMX}

This section gives a simplified view of a representative life cycle of a measured environment that is launched by a system executive using SMX leaf functions. Intel® Trusted Execution Technology Measured Launched Environment Programming Guide provides more detailed examples of using SMX and chipset resources (including chipset registers, Trusted Platform Module) to launch an MVMM.
The life cycle starts with the system executive (an OS, an OS loader, and so forth) loading the MLE and SINIT AC module into available system memory. The system executive must validate and parpare the platform for the measured launch. When the platform is properly configured, the system executive executes GETSEC[SENTER] on the initiating logical processor (ILP) to rendezvous the responding logical processors into an SENTER sleep state, the ILP then enters into using the SINIT AC module. In a multi-threaded or multi-processing environment, the system executive must ensure that other logical processors are already in an idle loop, or asleep (such as after executing HLT) before executing GETSEC[SENTER].

After the GETSEC[SENTER] rendezvous handshake is performed between all logical processors in the platform, the ILP loads the chipset authenticated code module (SINIT) and performs an authentication check. If the check passes, the processor hashes the SINIT AC module and stores the result into TPM PCR 17. It then switches execution context to the SINIT AC module. The SINIT AC module will perform a number of platfom operations, including: verifying the system configuration, protecting the system memory used by the MLE from I/O devices capable of DMA, producing a hash of the MLE, storing the hash value in TPM PCR 18, and various other operations. When SINIT completes execution, it executes the GETSEC[EXITAC] instruction and transfers control the MLE at the designated entry point.
Upon receiving control from the SINIT AC module, the MLE must establish its protection and isolation controls before enabling DMA and interrupts and transferring control to other software modules. It must also wakeup the RLPs from their SENTER sleep state using the GETSEC[WAKEUP] instruction and bring them into its protection and isolation environment.

While executing in a measured environment, the MVMM can access the Trusted Platform Module (TPM) in locality 2. The MVMM has complete access to all TPM commands and may use the TPM to report current measurement values or use the measurement values to protect information such that only when the platform config-
uration registers (PCRs) contain the same value is the information released from the TPM. This protection mechanism is known as sealing.

A measured environment shutdown is ultimately completed by executing GETSEC[SEXIT]. Prior to this step system software is responsible for scrubbing sensitive information left in the processor caches, system memory.

\subsection*{6.3 GETSEC LEAF FUNCTIONS}

This section provides detailed descriptions of each leaf function of the GETSEC instruction. GETSEC is available only if CPUID.01H:ECX[Bit 6] \(=1\). This indicates the availability of SMX and the GETSEC instruction. Before GETSEC can be executed, SMX must be enabled by setting CR4.SMXE[Bit 14] \(=1\).

A GETSEC leaf can only be used if it is shown to be available as reported by the GETSEC[CAPABILITIES] function. Attempts to access a GETSEC leaf index not supported by the processor, or if CR4.SMXE is 0 , results in the signaling of an undefined opcode exception.
All GETSEC leaf functions are available in protected mode, including the compatibility sub-mode of IA-32e mode and the 64-bit sub-mode of IA-32e mode. Unless otherwise noted, the behavior of all GETSEC functions and interactions related to the measured environment are independent of IA-32e mode. This also applies to the interpretation of register widths \({ }^{1}\) passed as input parameters to GETSEC functions and to register results returned as output parameters.
The GETSEC functions ENTERACCS, SENTER, SEXIT, and WAKEUP require a Intel \({ }^{\circledR}\) TXT capable-chipset to be present in the platform. The GETSEC[CAPABILITIES] returned bit vector in position 0 indicates an Intel \({ }^{\circledR}\) TXT-capable chipset has been sampled present \({ }^{2}\) by the processor.
The processor's operating mode also affects the execution of the following GETSEC leaf functions: SMCTRL, ENTERACCS, EXITAC, SENTER, SEXIT, and WAKEUP. These functions are only allowed in protected mode at \(C P L=0\). They are not allowed while in SMM in order to prevent potential intra-mode conflicts. Further execution qualifications exist to prevent potential architectural conflicts (for example: nesting of the measured environment or authenticated code execution mode). See the definitions of the GETSEC leaf functions for specific requirements.
1. This chapter uses the 64-bit notation RAX, RIP, RSP, RFLAGS, etc. for processor registers because processors that support SMX also support Intel 64 Architecture. The MVMM can be launched in IA-32e mode or outside IA-32e mode. The 64-bit notation of processor registers also refer to its 32-bit forms if SMX is used in 32-bit environment. In some places, notation such as EAX is used to refer specifically to lower 32 bits of the indicated register
2. Sampled present means that the processor sent a message to the chipset and the chipset responded that it (a) knows about the message and (b) is capable of executing SENTER. This means that the chipset CAN support Intel \({ }^{\circ}\) TXT, and is configured and WILLING to support it.

For the purpose of performance monitor counting, the execution of GETSEC functions is counted as a single instruction with respect to retired instructions. The response by a responding logical processor (RLP) to messages associated with GETSEC[SENTER] or GTSEC[SEXIT] is transparent to the retired instruction count on the ILP.

\section*{GETSEC[CAPABILITIES] - Report the SMX Capabilities}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF 37 & GETSEC[CAPA & Report the SMX capabilities. \\
\((E A X=0)\) & BILITIES] & The capabilities index is input in EBX with the result returned in \\
& & EAX.
\end{tabular}

\section*{Description}

The GETSEC[CAPABILITIES] function returns a bit vector of supported GETSEC leaf functions. The CAPABILITIES leaf of GETSEC is selected with EAX set to 0 at entry. EBX is used as the selector for returning the bit vector field in EAX. GETSEC[CAPABILITIES] may be executed at all privilege levels, but the CR4.SMXE bit must be set or an undefined opcode exception (\#UD) is returned.
With EBX \(=0\) upon execution of GETSEC[CAPABILITIES], EAX returns the a bit vector representing status on the presence of a Intel \(\circledR^{\circledR}\) TXT-capable chipset and the first 30 available GETSEC leaf functions. The format of the returned bit vector is provided in Table 6-3.

If bit 0 is set to 1 , then an Intel \(®\) TXT-capable chipset has been sampled present by the processor. If bits in the range of 1-30 are set, then the corresponding GETSEC leaf function is available. If the bit value at a given bit index is 0 , then the GETSEC leaf function corresponding to that index is unsupported and attempted execution results in a \#UD.

Bit 31 of EAX indicates if further leaf indexes are supported. If the Extended Leafs bit 31 is set, then additional leaf functions are accessed by repeating GETSEC[CAPABILITIES] with EBX incremented by one. When the most significant bit of EAX is not set, then additional GETSEC leaf functions are not supported; indexing EBX to a higher value results in EAX returning zero.

Table 6-3. Getsec Capability Result Encoding (EBX = 0)
\begin{tabular}{|l|l|l|}
\hline Field & Bit position & Description \\
\hline Chipset Present & 0 & Intel \(^{\circ}\) TXT-capable chipset is present \\
\hline Undefined & 1 & Reserved \\
\hline ENTERACCS & 2 & GETSEC[ENTERACCS] is available \\
\hline EXITAC & 3 & GETSEC[EXITAC] is available \\
\hline SENTER & 4 & GETSEC[SENTER] is available \\
\hline SEXIT & 5 & GETSEC[SEXIT] is available \\
\hline
\end{tabular}

Table 6-3. Getsec Capability Result Encoding (EBX = 0) (Contd.)
\begin{tabular}{|l|l|l|}
\hline Field & Bit position & Description \\
\hline PARAMETERS & 6 & GETSEC[PARAMETERS] is available \\
\hline SMCTRL & 7 & GETSEC[SMCTRL] is available \\
\hline WAKEUP & 8 & GETSEC[WAKEUP] is available \\
\hline Undefined & \(30: 9\) & Reserved \\
\hline Extended Leafs & 31 & \begin{tabular}{l} 
Reserved for extended information reporting of \\
GETSEC capabilities
\end{tabular} \\
\hline
\end{tabular}
```

Operation
IF (CR4.SMXE=0)
THEN \#UD;
ELSIF (in VMX non-root operation)
THEN VM Exit (reason="GETSEC instruction");
IF (EBX=0) THEN
BitVector}\leftarrow0
IF (TXT chipset present)
BitVector[Chipset present]}\leftarrow 1
IF (ENTERACCS Available)
THEN BitVector[ENTERACCS]}\leftarrow 1
IF (EXITAC Available)
THEN BitVector[EXITAC]}\leftarrow 1
IF (SENTER Available)
THEN BitVector[SENTER]\leftarrow 1;
IF (SEXIT Available)
THEN BitVector[SEXIT]\leftarrow 1;
IF (PARAMETERS Available)
THEN BitVector[PARAMETERS]\leftarrow 1;
IF (SMCTRL Available)
THEN BitVector[SMCTRL]}\leftarrow 1
IF (WAKEUP Available)
THEN BitVector[WAKEUP]}\leftarrow 1
EAX}\leftarrow\mathrm{ BitVector;
ELSE
EAX\leftarrow0;
END;;

```
Flags Affected
None

Use of Prefixes
\begin{tabular}{|c|c|}
\hline LOCK & Causes \#UD \\
\hline REP* & Cause \#UD (includes REPNE/REPNZ and REP/REPE/REPZ) \\
\hline Operand size & Causes \#UD \\
\hline Segment overrides & Ignored \\
\hline Address size & Ignored \\
\hline REX & Ignored \\
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \#UD & IF CR4.SMXE \(=0\). \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#UD & IF CR4.SMXE \(=0\). \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#UD & IF CR4.SMXE \(=0\). \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \#UD & IF CR4.SMXE \(=0\). \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \#UD & IF CR4. SMXE \(=0\). \\
\hline \multicolumn{2}{|l|}{VM-exit Condition} \\
\hline Reason (GETSEC) & IF in VMX non-root operation. \\
\hline
\end{tabular}

\section*{GETSEC[ENTERACCS] - Execute Authenticated Chipset Code}
\begin{tabular}{|l|l|l|}
\hline Opcode & Instruction & Description \\
\hline OF 37 & GETSEC[ENTERACCS] & \begin{tabular}{l} 
Enter authenticated code execution mode. \\
EBX holds the authenticated code module physical base \\
address. ECX holds the authenticated code module size \\
(bytes).
\end{tabular} \\
\hline
\end{tabular}

\section*{Description}

The GETSEC[ENTERACCS] function loads, authenticates and executes an authenticated code module using an Intel \(®\) TXT platform chipset's public key. The ENTERACCS leaf of GETSEC is selected with EAX set to 2 at entry.

There are certain restrictions enforced by the processor for the execution of the GETSEC[ENTERACCS] instruction:
- Execution is not allowed unless the processor is in protected mode or IA-32e mode with CPL \(=0\) and EFLAGS.VM \(=0\).
- Processor cache must be available and not disabled, that is, CRO.CD and CRO.NW bits must be 0 .
- For processor packages containing more than one logical processor, CRO.CD is checked to ensure consistency between enabled logical processors.
- For enforcing consistency of operation with numeric exception reporting using Interrupt 16, CRO.NE must be set.
- An Intel TXT-capable chipset must be present as communicated to the processor by sampling of the power-on configuration capability field after reset.
- The processor can not already be in authenticated code execution mode as launched by a previous GETSEC[ENTERACCS] or GETSEC[SENTER] instruction without a subsequent exiting using GETSEC[EXITAC]).
- To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction if it currently is in SMM or VMX operation.
- To insure consistent handling of SIPI messages, the processor executing the GETSEC[ENTERACCS] instruction must also be designated the BSP (boot-strap processor) as defined by A32_APIC_BASE.BSP (Bit 8).

Failure to conform to the above conditions results in the processor signaling a general protection exception.

Prior to execution of the ENTERACCS leaf, other logical processors, i.e. RLPs, in the platform must be:
- idle in a wait-for-SIPI state (as initiated by an INIT assertion or through reset for non-BSP designated processors), or
- in the SENTER sleep state as initiated by a GETSEC[SENTER] from the initiating logical processor (ILP).

If other logical processor(s) in the same package are not idle in one of these states, execution of ENTERACCS signals a general protection exception. The same requirement and action applies if the other logical processor(s) of the same package do not have CRO.CD \(=0\).

A successful execution of ENTERACCS results in the ILP entering an authenticated code execution mode. Prior to reaching this point, the processor performs several checks. These include:
- Establish and check the location and size of the specified authenticated code module to be executed by the processor.
- Inhibit the ILP's response to the external events: INIT, A20M, NMI and SMI.
- Broadcast a message to enable protection of memory and I/O from other processor agents.
- Load the designated code module into an authenticated code execution area.
- Isolate the contents of the authenticated code execution area from further state modification by external agents.
- Authenticate the authenticated code module.
- Initialize the initiating logical processor state based on information contained in the authenticated code module header.
- Unlock the Intel \(\circledR^{\circledR}\) TXT-capable chipset private configuration space and TPM locality 3 space.
- Begin execution in the authenticated code module at the defined entry point.

The GETSEC[ENTERACCS] function requires two additional input parameters in the general purpose registers EBX and ECX. EBX holds the authenticated code (AC) module physical base address (the AC module must reside below 4 GBytes in physical address space) and ECX holds the AC module size (in bytes). The physical base address and size are used to retrieve the code module from system memory and load it into the internal authenticated code execution area. The base physical address is checked to verify it is on a modulo-4096 byte boundary. The size is verified to be a multiple of 64, that it does not exceed the internal authenticated code execution area capacity (as reported by GETSEC[CAPABILITIES]), and that the top address of the AC module does not exceed 32 bits. An error condition results in an abort of the authenticated code execution launch and the signaling of a general protection exception.

As an integrity check for proper processor hardware operation, execution of GETSEC[ENTERACCS] will also check the contents of all the machine check status registers (as reported by the MSRs IA32_MCi_STATUS) for any valid uncorrectable error condition. In addition, the global machine check status register IA32_MCG_STATUS MCIP bit must be cleared and the IERR processor package pin (or its equivalent) must not be asserted, indicating that no machine check exception processing is currently in progress. These checks are performed prior to initiating the load of the authenticated code module. Any outstanding valid uncorrectable machine check error condition present in these status registers at this point will result in the processor signaling a general protection violation.

The ILP masks the response to the assertion of the external signals INIT\#, A20M, NMI\#, and SMI\#. This masking remains active until optionally unmasked by GETSEC[EXITAC] (this defined unmasking behavior assumes GETSEC[ENTERACCS] was not executed by a prior GETSEC[SENTER]). The purpose of this masking control is to prevent exposure to existing external event handlers that may not be under the control of the authenticated code module..

The ILP sets an internal flag to indicate it has entered authenticated code execution mode. The state of the A20M pin is likewise masked and forced internally to a deasserted state so that any external assertion is not recognized during authenticated code execution mode.

To prevent other (logical) processors from interfering with the ILP operating in authenticated code execution mode, memory (excluding implicit write-back transactions) access and I/O originating from other processor agents are blocked. This protection starts when the ILP enters into authenticated code execution mode. Only memory and I/O transactions initiated from the ILP are allowed to proceed. Exiting authenticated code execution mode is done by executing GETSEC[EXITAC]. The protection of memory and I/O activities remains in effect until the ILP executes GETSEC[EXITAC].

Prior to launching the authenticated execution module using GETSEC[ENTERACCS] or GETSEC[SENTER], the processor's MTRRs (Memory Type Range Registers) must first be initialized to map out the authenticated RAM addresses as WB (writeback). Failure to do so may affect the ability for the processor to maintain isolation of the loaded authenticated code module. If the processor detected this requirement is not met, it will signal an Intel \(®\) TXT reset condition with an error code during the loading of the authenticated code module.

While physical addresses within the load module must be mapped as WB, the memory type for locations outside of the module boundaries must be mapped to one of the supported memory types as returned by GETSEC[PARAMETERS] (or UC as default).

To conform to the minimum granularity of MTRR MSRs for specifying the memory type, authenticated code RAM (ACRAM) is allocated to the processor in 4096 byte granular blocks. If an AC module size as specified in ECX is not a multiple of 4096 then the processor will allocate up to the next 4096 byte boundary for mapping as ACRAM with indeterminate data. This pad area will not be visible to the authenticated code module as external memory nor can it depend on the value of the data used to fill the pad area.

At the successful completion of GETSEC[ENTERACCS], the architectural state of the processor is partially initialized from contents held in the header of the authenticated code module. The processor GDTR, CS, and DS selectors are initialized from fields within the authenticated code module. Since the authenticated code module must be relocatable, all address references must be relative to the authenticated code module base address in EBX. The processor GDTR base value is initialized to the AC module header field GDTBasePtr + module base address held in EBX and the GDTR limit is set to the value in the GDTLimit field. The CS selector is initialized to the AC module header SegSel field, while the DS selector is initialized to CS +8 . The segment
descriptor fields are implicitly initialized to \(\mathrm{BASE}=0\), LIMIT=FFFFFh, \(\mathrm{G}=1, \mathrm{D}=1, \mathrm{P}=1\), \(\mathrm{S}=1\), read/write access for DS, and execute/read access for CS. The processor begins the authenticated code module execution with the EIP set to the AC module header EntryPoint field + module base address (EBX). The AC module based fields used for initializing the processor state are checked for consistency and any failure results in a shutdown condition.

A summary of the register state initialization after successful completion of GETSEC[ENTERACCS] is given for the processor in Table 6-4. The paging is disabled upon entry into authenticated code execution mode. The authenticated code module is loaded and initially executed using physical addresses. It is up to the system software after execution of GETSEC[ENTERACCS] to establish a new (or restore its previous) paging environment with an appropriate mapping to meet new protection requirements. EBP is initialized to the authenticated code module base physical address for initial execution in the authenticated environment. As a result, the authenticated code can reference EBP for relative address based references, given that the authenticated code module must be position independent.

Table 6-4. Register State Initialization after GETSEC[ENTERACCS]
\begin{tabular}{|c|c|c|}
\hline Register State & Initialization Status & Comment \\
\hline CRO & \(\mathrm{PG} \leftarrow 0, \mathrm{AM} \leftarrow 0, \mathrm{WP} \leftarrow 0\) : Others unchanged & Paging, Alignment Check, Writeprotection are disabled \\
\hline CR4 & MCE \(\leftarrow 0\) : Others unchanged & Machine Check Exceptions Disabled \\
\hline EFLAGS & 00000002H & \\
\hline IA32_EFER & OH & IA-32e mode disabled \\
\hline EIP & AC.base + EntryPoint & AC.base is in EBX as input to GETSEC[ENTERACCS] \\
\hline [E|R]BX & Pre-ENTERACCS state: Next [E|R]IP prior to GETSEC[ENTERACCS] & Carry forward 64-bit processor state across GETSEC[ENTERACCS] \\
\hline ECX & Pre-ENTERACCS state: [31:16]=GDTR.limit; [15:0]=CS.sel & Carry forward processor state across GETSEC[ENTERACCS] \\
\hline [E|R]DX & Pre-ENTERACCS state: GDTR base & Carry forward 64-bit processor state across GETSEC[ENTERACCS] \\
\hline EBP & AC.base & \\
\hline CS & Sel=[SegSel], base=0, limit=FFFFFh, \(G=1, D=1, A R=9 B H\) & \\
\hline DS & \[
\begin{aligned}
& \text { Sel=[SegSel] }+8 \text {, base=0, } \\
& \text { limit=FFFFFh, } G=1, D=1, A R=93 H
\end{aligned}
\] & \\
\hline
\end{tabular}

Table 6-4. Register State Initialization after GETSEC[ENTERACCS] (Contd.)
\begin{tabular}{|l|l|l|}
\hline Register State & Initialization Status & Comment \\
\hline GDTR & \begin{tabular}{l} 
Base= AC.base (EBX) + [GDTBasePtr], \\
Limit=[GDTLimit]
\end{tabular} & \\
DR7 & 00000400H & OH2_DEBUGCTL
\end{tabular} OH \begin{tabular}{l} 
IA32_MISC_ENA \\
BLE
\end{tabular} see Table 6-5 for example \begin{tabular}{l} 
Thanber of initialized fields may \\
change due.to processor \\
implementation
\end{tabular}

The segmentation related processor state that has not been initialized by GETSEC[ENTERACCS] requires appropriate initialization before use. Since a new GDT context has been established, the previous state of the segment selector values held in ES, SS, FS, GS, TR, and LDTR might not be valid.
The MSR IA32_EFER is also unconditionally cleared as part of the processor state initialized by ENTERACCS. Since paging is disabled upon entering authenticated code execution mode, a new paging environment will have to be reestablished in order to establish IA-32e mode while operating in authenticated code execution mode.
Debug exception and trap related signaling is also disabled as part of GETSEC[ENTERACCS]. This is achieved by resetting DR7, TF in EFLAGs, and the MSR IA32_DEBUGCTL. These debug functions are free to be re-enabled once supporting exception handler(s), descriptor tables, and debug registers have been properly initialized following entry into authenticated code execution mode. Also, any pending single-step trap condition will have been cleared upon entry into this mode.
The IA32_MISC_ENABLE MSR is initialized upon entry into authenticated execution mode. Certain bits of this MSR are preserved because preserving these bits may be important to maintain previously established platform settings (See the footnote for Table 6-5.). The remaining bits are cleared for the purpose of establishing a more consistent environment for the execution of authenticated code modules. One of the impacts of initializing this MSR is any previous condition established by the MONITOR instruction will be cleared.

To support the possible return to the processor architectural state prior to execution of GETSEC[ENTERACCS], certain critical processor state is captured and stored in the general- purpose registers at instruction completion. [E|R]BX holds effective address ([E|R]IP) of the instruction that would execute next after GETSEC[ENTERACCS], ECX[15:0] holds the CS selector value, ECX[31:16] holds the GDTR limit field, and [E|R]DX holds the GDTR base field. The subsequent authenticated code can preserve the contents of these registers so that this state can be manually restored if needed, prior to exiting authenticated code execution mode with GETSEC[EXITAC]. For the processor state after exiting authenticated code execution mode, see the description of GETSEC[SEXIT].

Table 6-5. IA32_MISC_ENALBES MSR Initialization \({ }^{1}\) by ENTERACCS and SENTER
\begin{tabular}{|l|l|l|}
\hline Field & Bit position & Description \\
\hline Fast strings enable & 0 & Clear to 0 \\
\hline \begin{tabular}{l} 
FOPCODE compatibility \\
mode enable
\end{tabular} & 2 & Clear to 0 \\
\hline \begin{tabular}{l} 
Thermal monitor \\
enable
\end{tabular} & 3 & \begin{tabular}{l} 
Set to 1 if other thermal monitor capability is not \\
enabled.
\end{tabular} \\
\hline Clear to 0
\end{tabular}

\section*{NOTES:}
1. The number of IA32_MISC_ENABLE fields that are initialized may vary due to processor implementations.
2. ENTERACCS (and SENTER) initialize the state of processor thermal throttling such that at least a minimum level is enabled. If thermal throttling is already enabled when executing one of these GETSEC leaves, then no change in the thermal throttling control settings will occur. If thermal throttling is disabled, then it will be enabled via setting of the thermal throttle control bit 3 as a result of executing these GETSEC leaves.
The IDTR will also require reloading with a new IDT context after entering authenticated code execution mode, before any exceptions or the external interrupts INTR and NMI can be handled. Since external interrupts are re-enabled at the completion of authenticated code execution mode (as terminated with EXITAC), it is recommended that a new IDT context be established before this point. Until such a new IDT context is established, the programmer must take care in not executing an INT n instruction or any other operation that would result in an exception or trap signaling.

Prior to completion of the GETSEC[ENTERACCS] instruction and after successful authentication of the AC module, the private configuration space of the Intel TXT chipset is unlocked. The authenticated code module alone can gain access to this normally restricted chipset state for the purpose of securing the platform.

Once the authenticated code module is launched at the completion of GETSEC[ENTERACCS], it is free to enable interrupts by setting EFLAGS.IF and enable NMI by execution of IRET. This presumes that it has re-established interrupt handling support through initialization of the IDT, GDT, and corresponding interrupt handling code.

\section*{Operation in a Uni-Processor Platform}
(* The state of the internal flag ACMODEFLAG persists across instruction boundary *)
IF (CR4.SMXE=0)
THEN \#UD;
ELSIF (in VMX non-root operation) THEN VM Exit (reason="GETSEC instruction");
ELSIF (GETSEC leaf unsupported) THEN \#UD;
ELSIF ((in VMX operation) or
(CRO.PE=0) or (CRO.CD=1) or (CRO.NW=1) or (CRO.NE=0) or (CPL>0) or (EFLAGS.VM=1) or (IA32_APIC_BASE.BSP=0) or (TXT chipset not present) or (ACMODEFLAG=1) or (IN_SMM=1))

THEN \#GP(0);
IF (GETSEC[PARAMETERS].Parameter_Type = 5, MCA_Handling (bit 6) = 0)
FOR I = 0 to IA32_MCG_CAP.COUNT-1 DO
IF (IA32_MC[I]_STATUS = uncorrectable error) THEN \#GP(0);
OD;
FI;
IF (IA32_MCG_STATUS.MCIP=1) or (IERR pin is asserted) THEN \#GP(0);
ACBASE \(\leftarrow\) EBX;
ACSIZE \(\leftarrow\) ECX;
IF (((ACBASE MOD 4096) != 0) or ((ACSIZE MOD 64)!= 0) or (ACSIZE < minimum module size) OR
(ACSIZE > authenticated RAM capacity)) or ((ACBASE+ACSIZE) > (2^32-1))) THEN \#GP(0);
IF (secondary thread(s) CRO.CD = 1) or ((secondary thread(s) NOT(wait-for-SIPI)) and (secondary thread(s) not in SENTER sleep state) THEN \#GP(0);
Mask SMI, INIT, A2OM, and NMI external pin events;
IA32_MISC_ENABLE \(\leftarrow\) (IA32_MISC_ENABLE \& MASK_CONST*)
(* The hexadecimal value of MASK_CONST may vary due to processor implementations *)
A20M \(\leftarrow 0\);
IA32_DEBUGCTL \(\leftarrow 0\);
Invalidate processor TLB(s);
Drain Outgoing Transactions;

ACMODEFLAG \(\leftarrow 1\);
SignalTXTMessage(ProcessorHold);
Load the internal ACRAM based on the AC module size;
(* Ensure that all ACRAM loads hit Write Back memory space *)
IF (ACRAM memory type != WB)
THEN TXT-SHUTDOWN(\#BadACMMType);
IF (AC module header version isnot supported) OR (ACRAM[ModuleType] <> 2)
THEN TXT-SHUTDOWN(\#UnsupportedACM);
(* Authenticate the AC Module and shutdown with an error if it fails *)
KEY \(\leftarrow\) GETKEY(ACRAM, ACBASE);
KEYHASH \(\leftarrow \mathrm{HASH}(\mathrm{KEY})\);
CSKEYHASH \(\leftarrow\) READ(TXT.PUBLIC.KEY);
IF (KEYHASH <> CSKEYHASH)
THEN TXT-SHUTDOWN(\#AuthenticateFail);
SIGNATURE \(\leftarrow\) DECRYPT(ACRAM, ACBASE, KEY);
(* The value of SIGNATURE_LEN_CONST is implementation-specific*)
FOR I=0 to SIGNATURE_LEN_CONST - 1 DO
ACRAM[SCRATCH.I] \(\leftarrow\) SIGNATURE[I];
COMPUTEDSIGNATURE \(\leftarrow\) HASH(ACRAM, ACBASE, ACSIZE);
FOR I=0 to SIGNATURE_LEN_CONST - 1 DO
ACRAM[SCRATCH.SIGNATURE_LEN_CONST+I] \(\leftarrow\) COMPUTEDSIGNATURE[I];
IF (SIGNATURE<>COMPUTEDSIGNATURE)
THEN TXT-SHUTDOWN(\#AuthenticateFail);
ACMCONTROL \(\leftarrow\) ACRAM[CodeControl];
IF ((ACMCONTROL. \(0=0\) ) and (ACMCONTROL. \(1=1\) ) and (snoop hit to modified line detected on
ACRAM load))
THEN TXT-SHUTDOWN(\#UnexpectedHITM);
IF (ACMCONTROL reserved bits are set) THEN TXT-SHUTDOWN(\#BadACMFormat);
IF ((ACRAM[GDTBasePtr] < (ACRAM[HeaderLen] * 4 + Scratch_size)) OR ((ACRAM[GDTBasePtr] + ACRAM[GDTLimit]) >= ACSIZE)) THEN TXT-SHUTDOWN(\#BadACMFormat);
IF ((ACMCONTROL. \(0=1\) ) and (ACMCONTROL. \(1=1\) ) and (snoop hit to modified line detected on ACRAM load))

THEN ACEntryPoint \(\leftarrow\) ACBASE+ACRAM[ErrorEntryPoint];
ELSE
ACEntryPoint \(\leftarrow\) ACBASE+ACRAM[EntryPoint];
IF ((ACEntryPoint >= ACSIZE) OR (ACEntryPoint < (ACRAM[HeaderLen] * 4 + Scratch_size)))THEN
TXT-SHUTDOWN(\#BadACMFormat);
IF (ACRAM[GDTLimit] \& FFFFOOOOh)
THEN TXT-SHUTDOWN(\#BadACMFormat);
IF ((ACRAM[SegSel] > (ACRAM[GDTLimit] - 15)) OR (ACRAM[SegSel] < 8))
THEN TXT-SHUTDOWN(\#BadACMFormat);
If ((ACRAM[SegSel].TI=1) OR (ACRAM[SegSel].RPL!=0))
```

    THEN TXT-SHUTDOWN(#BadACMFormat);
    CRO.[PG.AM.WP]}\leftarrow0
CR4.MCE\leftarrow 0;
EFLAGS}\leftarrow00000002h
IA32_EFER\leftarrowOh;
[E|R]BX\leftarrow[E|R]IP of the instruction after GETSEC[ENTERACCS];
ECX\leftarrow Pre-GETSEC[ENTERACCS] GDT.limit:CS.sel;
[E|R]DX\leftarrow Pre-GETSEC[ENTERACCS] GDT.base;
EBP\leftarrowACBASE;
GDTR.BASE\leftarrow ACBASE+ACRAM[GDTBasePtr];
GDTR.LIMIT\leftarrow ACRAM[GDTLimit];
CS.SEL\leftarrow ACRAM[SegSel];
CS.BASE\leftarrow 0;
CS.LIMIT}\leftarrowFFFFFFh
CS.G\leftarrow 1;
CS.D\leftarrow 1;
CS.AR\leftarrow ¢Bh;
DS.SEL\leftarrow ACRAM[SegSel]+8;
DS.BASE\leftarrow %;
DS.LIMIT \leftarrow FFFFFFh;
DS.G\leftarrow 1;
DS.D\leftarrow 1;
DS.AR\leftarrow 93%;
DR7\leftarrow 00000400h;
IA32_DEBUGCTL\leftarrow0;
SignaITXTMsg(OpenPrivate);
SignalTXTMsg(OpenLocality3);
EIP\leftarrowACEntryPoint;
END;
Flags Affected
All flags are cleared.
Use of Prefixes

| LOCK | Causes \#UD |
| :--- | :--- |
| REP* | Cause \#UD (includes REPNE/REPNZ and REP/REPE/REPZ) |

Operand size Causes \#UD
Segment overrides Ignored
Address size Ignored
REX Ignored

```
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \#UD & If CR4.SMXE \(=0\). \\
\hline & If GETSEC[ENTERACCS] is not reported as supported by GETSEC[CAPABILITIES]. \\
\hline \multirow[t]{12}{*}{\#GP(0)} & If CRO.CD \(=1\) or CRO.NW \(=1\) or CRO.NE \(=0\) or CRO.PE \(=0\) or CPL \(>0\) or EFLAGS.VM \(=1\). \\
\hline & If a Intel \(®\) TXT-capable chipset is not present. \\
\hline & If in VMX root operation. \\
\hline & If the initiating processor is not designated as the bootstrap processor via the MSR bit IA32_APIC_BASE.BSP. \\
\hline & If the processor is already in authenticated code execution mode. \\
\hline & If the processor is in SMM. \\
\hline & If a valid uncorrectable machine check error is logged in IA32_MC[I]_STATUS. \\
\hline & If the authenticated code base is not on a 4096 byte boundary. \\
\hline & If the authenticated code size > processor internal authenticated code area capacity. \\
\hline & If the authenticated code size is not modulo 64. \\
\hline & If other enabled logical processor(s) of the same package \(C R O . C D=1\). \\
\hline & If other enabled logical processor(s) of the same package are not in the wait-for-SIPI or SENTER sleep state. \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \multirow[t]{2}{*}{\#UD} & If CR4.SMXE \(=0\). \\
\hline & If GETSEC[ENTERACCS] is not reported as supported by GETSEC[CAPABILITIES]. \\
\hline \#GP(0) & GETSEC[ENTERACCS] is not recognized in real-address mode. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \multirow[t]{2}{*}{\#UD} & If CR4. SMXE \(=0\). \\
\hline & If GETSEC[ENTERACCS] is not reported as supported by GETSEC[CAPABILITIES]. \\
\hline \#GP(0) & GETSEC[ENTERACCS] is not recognized in virtual-8086 mode. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{All protected mode exceptions apply.} \\
\hline \#GP & IF AC code module does not reside in physical address below 2^32-1. \\
\hline
\end{tabular}

\section*{64-Bit Mode Exceptions}

All protected mode exceptions apply.
\#GP
IF AC code module does not reside in physical address below 2^32-1.

VM-exit Condition
Reason (GETSEC) IF in VMX non-root operation.

\title{
GETSEC[EXITAC]-Exit Authenticated Code Execution Mode
}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF 37 & GETSEC[EXITA & Exit authenticated code execution mode. \\
(EAX=3) & C] & \begin{tabular}{l} 
RBX holds the Near Absolute Indirect jump target and EDX hold \\
the exit parameter flags
\end{tabular} \\
\hline
\end{tabular}

\section*{Description}

The GETSEC[EXITAC] leaf function exits the ILP out of authenticated code execution mode established by GETSEC[ENTERACCS] or GETSEC[SENTER]. The EXITAC leaf of GETSEC is selected with EAX set to 3 at entry. EBX (or RBX, if in 64-bit mode) holds the near jump target offset for where the processor execution resumes upon exiting authenticated code execution mode. EDX contains additional parameter control information. Currently only an input value of 0 in EDX is supported. All other EDX settings are considered reserved and result in a general protection violation.

GETSEC[EXITAC] can only be executed if the processor is in protected mode with CPL \(=0\) and EFLAGS.VM \(=0\). The processor must also be in authenticated code execution mode. To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction if it is in SMM or in VMX operation. A violation of these conditions results in a general protection violation.

Upon completion of the GETSEC[EXITAC] operation, the processor unmasks responses to external event signals INIT\#, NMI\#, and SMI\#. This unmasking is performed conditionally, based on whether the authenticated code execution mode was entered via execution of GETSEC[SENTER] or GETSEC[ENTERACCS]. If the processor is in authenticated code execution mode due to the execution of GETSEC[SENTER], then these external event signals will remain masked. In this case, \(A 20 M\) is kept disabled in the measured environment until the measured environment executes GETSEC[SEXIT]. INIT\# is unconditionally unmasked by EXITAC. Note that any events that are pending, but have been blocked while in authenticated code execution mode, will be recognized at the completion of the GETSEC[EXITAC] instruction if the pin event is unmasked.

The intent of providing the ability to optionally leave the pin events SMI\#, and NMI\# masked is to support the completion of a measured environment bring-up that makes use of VMX. In this envisioned security usage scenario, these events will remain masked until an appropriate virtual machine has been established in order to field servicing of these events in a safer manner. Details on when and how events are masked and unmasked in VMX operation are described in Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B. It should be cautioned that if no VMX environment is to be activated following GETSEC[EXITAC], that these events will remain masked until the measured environment is exited with GETSEC[SEXIT]. If this is not desired then the GETSEC function SMCTRL(0) can be used for unmasking SMI\# in this context. NMI\# can be correspondingly unmasked by execution of IRET.

A successful exit of the authenticated code execution mode requires the ILP to perform additional steps as outlined below:
- Invalidate the contents of the internal authenticated code execution area.
- Invalidate processor TLBs.
- Clear the internal processor AC Mode indicator flag.
- Re-lock the TPM locality 3 space.
- Unlock the Intel \(®\) TXT-capable chipset memory and I/O protections to allow memory and I/O activity by other processor agents.
- Perform a near absolute indirect jump to the designated instruction location.

The content of the authenticated code execution area is invalidated by hardware in order to protect it from further use or visibility. This internal processor storage area can no longer be used or relied upon after GETSEC[EXITAC]. Data structures need to be re-established outside of the authenticated code execution area if they are to be referenced after EXITAC. Since addressed memory content formerly mapped to the authenticated code execution area may no longer be coherent with external system memory after EXITAC, processor TLBs in support of linear to physical address translation are also invalidated.

Upon completion of GETSEC[EXITAC] a near absolute indirect transfer is performed with EIP loaded with the contents of EBX (based on the current operating mode size). In 64 -bit mode, all 64 bits of RBX are loaded into RIP if REX.W precedes GETSEC[EXITAC]. Otherwise RBX is treated as 32 bits even while in 64 -bit mode. Conventional CS limit checking is performed as part of this control transfer. Any exception conditions generated as part of this control transfer will be directed to the existing IDT; thus it is recommended that an IDTR should also be established prior to execution of the EXITAC function if there is a need for fault handling. In addition, any segmentation related (and paging) data structures to be used after EXITAC should be re-established or validated by the authenticated code prior to EXITAC.
In addition, any segmentation related (and paging) data structures to be used after EXITAC need to be re-established and mapped outside of the authenticated RAM designated area by the authenticated code prior to EXITAC. Any data structure held within the authenticated RAM allocated area will no longer be accessible after completion by EXITAC.

\section*{Operation}
(* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary *)
IF (CR4.SMXE=0)
THEN \#UD;
ELSIF ( in VMX non-root operation)
THEN VM Exit (reason="GETSEC instruction");
ELSIF (GETSEC leaf unsupported)
THEN \#UD;
ELSIF ((in VMX operation) or ( (in 64-bit mode) and ( RBX is non-canonical) )
```

(CRO.PE=0) or (CPL>0) or (EFLAGS.VM=1) or
(ACMODEFLAG=0) or (IN_SMM=1)) or (EDX!= 0))
THEN \#GP(0);
IF (OperandSize = 32)
THEN tempEIP\leftarrow EBX;
ELSIF (OperandSize = 64)
THEN tempEIP\leftarrowRBX;
ELSE
tempEIP\leftarrow EBX AND 0000FFFFFH;
IF (tempEIP > code segment limit)
THEN \#GP(0);
Invalidate ACRAM contents;
Invalidate processor TLB(s);
Drain outgoing messages;
SignalTXTMsg(CloseLocality3);
SignalTXTMsg(LockSMRAM);
SignalTXTMsg(ProcessorRelease);
Unmask INIT;
IF (SENTERFLAG=0)
THEN Unmask SMI, INIT, NMI, and A2OM pin event;
ELSEIF (IA32_SMM_MONITOR_CTL[0] = 0)
THEN Unmask SMI pin event;
ACMODEFLAG\leftarrow0;
EIP}\leftarrow\mathrm{ tempEIP;
END;
Flags Affected
None.

```

\section*{Use of Prefixes}
```

| LOCK | Causes \#UD |
| :--- | :--- |
| REP* | Cause \#UD (includes REPNE/REPNZ and REP/REPE/REPZ) |
| Operand size | Causes \#UD |
| Segment overrides | Ignored |
| Address size | Ignored |
| REX.W | Sets 64-bit mode Operand size attribute |

Protected Mode Exceptions
\#UD If CR4.SMXE $=0$.
If GETSEC[EXITAC] is not reported as supported by GETSEC[CAPABILITIES].

```
\begin{tabular}{ll}
\begin{tabular}{ll} 
\#GP(0) & If CRO.PE \(=0\) or CPL>0 or EFLAGS.VM \(=1\).
\end{tabular} \\
& If in VMX root operation. \\
& If the processor is not currently in authenticated code execution \\
& mode. \\
& If the processor is in SMM. \\
& If any reserved bit position is set in the EDX parameter register.
\end{tabular}

\section*{GETSEC[SENTER]-Enter a Measured Environment}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF 37 & GETSEC[SENTER] & Launch a measured environment \\
\((E A X=4)\) & & EBX holds the SINIT authenticated code module physical \\
& base address. \\
& ECX holds the SINIT authenticated code module size \\
& (bytes). \\
& EDX controls the level of functionality supported by the \\
& measured environment launch.
\end{tabular}

\section*{Description}

The GETSEC[SENTER] instruction initiates the launch of a measured environment and places the initiating logical processor (ILP) into the authenticated code execution mode. The SENTER leaf of GETSEC is selected with EAX set to 4 at execution. The physical base address of the AC module to be loaded and authenticated is specified in EBX. The size of the module in bytes is specified in ECX. EDX controls the level of functionality supported by the measured environment launch. To enable the full functionality of the protected environment launch, EDX must be initialized to zero.

The authenticated code base address and size parameters (in bytes) are passed to the GETSEC[SENTER] instruction using EBX and ECX respectively. The ILP evaluates the contents of these registers according to the rules for the AC module address in GETSEC[ENTERACCS]. AC module execution follows the same rules, as set by GETSEC[ENTERACCS].

The launching software must ensure that the TPM.ACCESS_0.activeLocality bit is clear before executing the GETSEC[SENTER] instruction.

There are restrictions enforced by the processor for execution of the GETSEC[SENTER] instruction:
- Execution is not allowed unless the processor is in protected mode or IA-32e mode with CPL \(=0\) and EFLAGS.VM \(=0\).
- Processor cache must be available and not disabled using the CRO.CD and NW bits.
- For enforcing consistency of operation with numeric exception reporting using Interrupt 16, CRO.NE must be set.
- An Intel TXT-capable chipset must be present as communicated to the processor by sampling of the power-on configuration capability field after reset.
- The processor can not be in authenticated code execution mode or already in a measured environment (as launched by a previous GETSEC[ENTERACCS] or GETSEC[SENTER] instruction).
- To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction if it currently is in SMM or VMX operation.
- To insure consistent handling of SIPI messages, the processor executing the GETSEC[SENTER] instruction must also be designated the BSP (boot-strap processor) as defined by A32_APIC_BASE.BSP (Bit 8).
- EDX must be initialized to a setting supportable by the processor. Unless enumeration by the GETSEC[PARAMETERS] leaf reports otherwise, only a value of zero is supported.
Failure to abide by the above conditions results in the processor signaling a general protection violation.
This instruction leaf starts the launch of a measured environment by initiating a rendezvous sequence for all logical processors in the platform. The rendezvous sequence involves the initiating logical processor sending a message (by executing GETSEC[SENTER]) and other responding logical processors (RLPs) acknowledging the message, thus synchronizing the RLP(s) with the ILP.
In response to a message signaling the completion of rendezvous, RLPs clear the bootstrap processor indicator flag (IA32_APIC_BASE.BSP) and enter an SENTER sleep state. In this sleep state, RLPs enter an idle processor condition while waiting to be activated after a measured environment has been established by the system executive. RLPs in the SENTER sleep state can only be activated by the GETSEC leaf function WAKEUP in a measured environment.

A successful launch of the measured environment results in the initiating logical processor entering the authenticated code execution mode. Prior to reaching this point, the ILP performs the following steps internally:
- Inhibit processor response to the external events: INIT, A20M, NMI, and SMI.
- Establish and check the location and size of the authenticated code module to be executed by the ILP.
- Check for the existence of an Intel® TXT-capable chipset.
- Verify the current power management configuration is acceptable.
- Broadcast a message to enable protection of memory and I/O from activities from other processor agents.
- Load the designated AC module into authenticated code execution area.
- Isolate the content of authenticated code execution area from further state modification by external agents.
- Authenticate the AC module.
- Updated the Trusted Platform Module (TPM) with the authenticated code module's hash.
- Initialize processor state based on the authenticated code module header information.
- Unlock the Intel \(®\) TXT-capable chipset private configuration register space and TPM locality 3 space.
- Begin execution in the authenticated code module at the defined entry point.

As an integrity check for proper processor hardware operation, execution of GETSEC[SENTER] will also check the contents of all the machine check status registers (as reported by the MSRs IA32_MCi_STATUS) for any valid uncorrectable error condition. In addition, the global machine check status register IA32_MCG_STATUS MCIP bit must be cleared and the IERR processor package pin (or its equivalent) must be not asserted, indicating that no machine check exception processing is currently in-progress. These checks are performed twice: once by the ILP prior to the broadcast of the rendezvous message to RLPs, and later in response to RLPs acknowledging the rendezvous message. Any outstanding valid uncorrectable machine check error condition present in the machine check status registers at the first check point will result in the ILP signaling a general protection violation. If an outstanding valid uncorrectable machine check error condition is present at the second check point, then this will result in the corresponding logical processor signaling the more severe TXT-shutdown condition with an error code of 12.

Before loading and authentication of the target code module is performed, the processor also checks that the current voltage and bus ratio encodings correspond to known good values supportable by the processor. The MSR IA32_PERF_STATUS values are compared against either the processor supported maximum operating target setting, system reset setting, or the thermal monitor operating target. If the current settings do not meet any of these criteria then the SENTER function will attempt to change the voltage and bus ratio select controls in a processor-specific manner. This adjustment may be to the thermal monitor, minimum (if different), or maximum operating target depending on the processor.

This implies that some thermal operating target parameters configured by BIOS may be overridden by SENTER. The measured environment software may need to take responsibility for restoring such settings that are deemed to be safe, but not necessarily recognized by SENTER. If an adjustment is not possible when an out of range setting is discovered, then the processor will abort the measured launch. This may be the case for chipset controlled settings of these values or if the controllability is not enabled on the processor. In this case it is the responsibility of the external software to program the chipset voltage ID and/or bus ratio select settings to known good values recognized by the processor, prior to executing SENTER.

\section*{NOTE}

For a mobile processor, an adjustment can be made according to the thermal monitor operating target. For a quad-core processor the SENTER adjustment mechanism may result in a more conservative but non-uniform voltage setting, depending on the pre-SENTER settings per core.

The ILP and RLPs mask the response to the assertion of the external signals INIT\#, A20M, NMI\#, and SMI\#. The purpose of this masking control is to prevent exposure to existing external event handlers until a protected handler has been put in place to directly handle these events. Masked external pin events may be unmasked conditionally or unconditionally via the GETSEC[EXITAC], GETSEC[SEXIT], GETSEC[SMCTRL] or for specific VMX related operations such as a VM entry or the

VMXOFF instruction (see respective GETSEC leaves and Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B for more details).The state of the A20M pin is masked and forced internally to a de-asserted state so that external assertion is not recognized. A20M masking as set by GETSEC[SENTER] is undone only after taking down the measured environment with the GETSEC[SEXIT] instruction or processor reset. INTR is masked by simply clearing the EFLAGS.IF bit. It is the responsibility of system software to control the processor response to INTR through appropriate management of EFLAGS.
To prevent other (logical) processors from interfering with the ILP operating in authenticated code execution mode, memory (excluding implicit write-back transactions) and I/O activities originating from other processor agents are blocked. This protection starts when the ILP enters into authenticated code execution mode. Only memory and I/O transactions initiated from the ILP are allowed to proceed. Exiting authenticated code execution mode is done by executing GETSEC[EXITAC]. The protection of memory and I/O activities remains in effect until the ILP executes GETSEC[EXITAC].

Once the authenticated code module has been loaded into the authenticated code execution area, it is protected against further modification from external bus snoops. There is also a requirement that the memory type for the authenticated code module address range be WB (via initialization of the MTRRs prior to execution of this instruction). If this condition is not satisfied, it is a violation of security and the processor will force a TXT system reset (after writing an error code to the chipset LT.ERRORCODE register). This action is referred to as a Intel \(®\) TXT reset condition. It is performed when it is considered unreliable to signal an error through the conventional exception reporting mechanism.

To conform to the minimum granularity of MTRR MSRs for specifying the memory type, authenticated code RAM (ACRAM) is allocated to the processor in 4096 byte granular blocks. If an AC module size as specified in ECX is not a multiple of 4096 then the processor will allocate up to the next 4096 byte boundary for mapping as ACRAM with indeterminate data. This pad area will not be visible to the authenticated code module as external memory nor can it depend on the value of the data used to fill the pad area.

Once successful authentication has been completed by the ILP, the computed hash is stored in the TPM at PCR17 after this register is implicitly reset. PCR17 is a dedicated register for holding the computed hash of the authenticated code module loaded and subsequently executed by the GETSEC[SENTER]. As part of this process, the dynamic PCRs 18-22 are reset so they can be utilized by subsequently software for registration of code and data modules. After successful execution of SENTER, PCR17 contains the measurement of AC code and the SENTER launching parameters.

After authentication is completed successfully, the private configuration space of the Intel \({ }^{\circledR}\) TXT-capable chipset is unlocked so that the authenticated code module and measured environment software can gain access to this normally restricted chipset state. The Intel \({ }^{\circledR}\) TXT-capable chipset private configuration space can be locked later by software writing to the chipset LT.CMD.CLOSE-PRIVATE register or unconditionally using the GETSEC[SEXIT] instruction.

The SENTER leaf function also initializes some processor architecture state for the ILP from contents held in the header of the authenticated code module. Since the authenticated code module is relocatable, all address references are relative to the base address passed in via EBX. The ILP GDTR base value is initialized to EBX + [GDTBasePtr] and GDTR limit set to [GDTLimit]. The CS selector is initialized to the value held in the AC module header field SegSel, while the DS, SS, and ES selectors are initialized to \(\mathrm{CS}+8\). The segment descriptor fields are initialized implicitly with BASE=0, LIMIT=FFFFFh, \(\mathrm{G}=1, \mathrm{D}=1, \mathrm{P}=1, \mathrm{~S}=1\), read/write/accessed for DS, SS , and ES, while execute/read/accessed for CS. Execution in the authenticated code module for the ILP begins with the EIP set to EBX + [EntryPoint]. AC module defined fields used for initializing processor state are consistency checked with a failure resulting in an TXT-shutdown condition.

Table 6-6 provides a summary of processor state initialization for the ILP and RLP(s) after successful completion of GETSEC[SENTER]. For both ILP and RLP(s), paging is disabled upon entry to the measured environment. It is up to the ILP to establish a trusted paging environment, with appropriate mappings, to meet protection requirements established during the launch of the measured environment. RLP state initialization is not completed until a subsequent wake-up has been signaled by execution of the GETSEC[WAKEUP] function by the ILP.

Table 6-6. Register State Initialization after GETSEC[SENTER] and GETSEC[WAKEUP]
\begin{tabular}{|c|c|c|}
\hline Register State & ILP after GETSEC[SENTER] & RLP after GETSEC[WAKEUP] \\
\hline CRO & \(\mathrm{PG} \leftarrow 0, \mathrm{AM} \leftarrow 0, \mathrm{WP} \leftarrow 0\); Others unchanged & \[
\begin{aligned}
& \mathrm{PG} \leftarrow 0, \mathrm{CD} \leftarrow 0, \mathrm{NW} \leftarrow 0, \mathrm{AM} \leftarrow 0, \mathrm{WP} \leftarrow 0 ; \\
& \mathrm{PE} \leftarrow 1, \mathrm{NE} \leftarrow 1
\end{aligned}
\] \\
\hline CR4 & 00004000H & 00004000H \\
\hline EFLAGS & 00000002H & 00000002H \\
\hline IA32_EFER & OH & 0 \\
\hline EIP & [EntryPoint from MLE header \({ }^{1}\) ] & [LT.MLE.JOIN + 12] \\
\hline EBX & Unchanged [SINIT.BASE] & Unchanged \\
\hline EDX & SENTER control flags & Unchanged \\
\hline EBP & SINIT.BASE & Unchanged \\
\hline CS & \[
\begin{aligned}
& \text { Sel=[SINIT SegSel], base=0, } \\
& \text { limit=FFFFFh, } G=1, D=1, A R=9 B H
\end{aligned}
\] & \[
\begin{aligned}
& \text { Sel }=[\text { [T.MLE.JOIN }+8] \text {, base }=0 \text {, limit } \\
& =\text { FFFFFH, } G=1, D=1, A R=9 B H
\end{aligned}
\] \\
\hline DS, ES, SS & Sel \(=[\) SINIT SegSel \(]+8\), base \(=0\), limit=FFFFFh, G=1, D=1, AR=93H & \[
\begin{aligned}
& \text { Sel }=[\text { LT.MLE.JOIN }+8]+8, \text { base }=0, \\
& \text { limit }=\text { FFFFFH, } G=1, D=1, A R=93 H
\end{aligned}
\] \\
\hline
\end{tabular}

Table 6-6. Register State Initialization after GETSEC[SENTER] and GETSEC[WAKEUP]
\begin{tabular}{|l|l|l|} 
GDTR & \begin{tabular}{l} 
Base= SINIT.base (EBX) \\
[SINIT.GDTBasePtr], \\
Limit=[SINIT.GDTLimit]
\end{tabular} & \begin{tabular}{l} 
Base \(=[\) LLT.MLE.JOIN + 4], Limit = \\
[LT.MLE.JOIN]
\end{tabular} \\
DR7 & 00000400H & 00000400 H \\
\begin{tabular}{l} 
IA32_DEBUGC \\
TL
\end{tabular} & OH & OH \\
\begin{tabular}{l} 
Performance \\
counters and \\
counter control \\
registers
\end{tabular} & OH & OH \\
\begin{tabular}{l} 
IA32_MISC_EN \\
ABLE
\end{tabular} & See Table 6-5 & See Table 6-5 \\
\begin{tabular}{l} 
IA32_SMM_MO \\
NITOR_CTL
\end{tabular} & Bit 2 \(\leftarrow 0\) & Bit 2 \(\leftarrow 0\)
\end{tabular}

NOTES:
1. See Intel® Trusted Execution Technology Measured Launched Environment Programming Guide for MLE header format.

Segmentation related processor state that has not been initialized by GETSEC[SENTER] requires appropriate initialization before use. Since a new GDT context has been established, the previous state of the segment selector values held in FS, GS, TR, and LDTR may no longer be valid. The IDTR will also require reloading with a new IDT context after launching the measured environment before exceptions or the external interrupts INTR and NMI can be handled. In the meantime, the programmer must take care in not executing an INT \(n\) instruction or any other condition that would result in an exception or trap signaling.
Debug exception and trap related signaling is also disabled as part of execution of GETSEC[SENTER]. This is achieved by clearing DR7, TF in EFLAGs, and the MSR IA32_DEBUGCTL as defined in Table 6-6. These can be re-enabled once supporting exception handler(s), descriptor tables, and debug registers have been properly reinitialized following SENTER. Also, any pending single-step trap condition will be cleared at the completion of SENTER for both the ILP and RLP(s).

Performance related counters and counter control registers are cleared as part of execution of SENTER on both the ILP and RLP. This implies any active performance counters at the time of SENTER execution will be disabled. To reactive the processor performance counters, this state must be re-initialized and re-enabled.

Since MCE along with all other state bits (with the exception of SMXE) are cleared in CR4 upon execution of SENTER processing, any enabled machine check error condition that occurs will result in the processor performing the TXT-shutdown action. This also applies to an RLP while in the SENTER sleep state. For each logical processor

CR4.MCE must be reestablished with a valid machine check exception handler to otherwise avoid an TXT-shutdown under such conditions.

The MSR IA32_EFER is also unconditionally cleared as part of the processor state initialized by SENTER for both the ILP and RLP. Since paging is disabled upon entering authenticated code execution mode, a new paging environment will have to be reestablished if it is desired to enable IA-32e mode while operating in authenticated code execution mode.

The miscellaneous feature control MSR, IA32_MISC_ENABLE, is initialized as part of the measured environment launch. Certain bits of this MSR are preserved because preserving these bits may be important to maintain previously established platform settings. See the footnote for Table 6-5 The remaining bits are cleared for the purpose of establishing a more consistent environment for the execution of authenticated code modules. Among the impact of initializing this MSR, any previous condition established by the MONITOR instruction will be cleared.

\section*{Effect of MSR IA32_FEATURE_CONTROL MSR}

Bits 15:8 of the IA32_FEATURE_CONTROL MSR affect the execution of GETSEC[SENTER]. These bits consist of two fields:
- Bit 15: a global enable control for execution of SENTER.
- Bits 14:8: a parameter control field providing the ability to qualify SENTER execution based on the level of functionality specified with corresponding EDX parameter bits 6:0.
The layout of these fields in the IA32_FEATURE_CONTROL MSR is shown in Table 6-1.
Prior to the execution of GETSEC[SENTER], the lock bit of IA32_FEATURE_CONTROL MSR must be bit set to affirm the settings to be used. Once the lock bit is set, only a power-up reset condition will clear this MSR. The IA32_FEATURE_CONTROL MSR must be configured in accordance to the intended usage at platform initialization. Note that this MSR is only available on SMX or VMX enabled processors. Otherwise, IA32_FEATURE_CONTROL is treated as reserved.

The Intel \({ }^{\circledR}\) Trusted Execution Technology Measured Launched Environment Programming Guide provides additional details and requirements for programming measured environment software to launch in an Intel TXT platform.

\section*{Operation in a Uni-Processor Platform}
(* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary *)
GETSEC[SENTER] (ILP only):
IF (CR4.SMXE=0)
THEN \#UD;
ELSE IF (in VMX non-root operation)
THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
THEN \#UD:
```

ELSE IF ((in VMX root operation) or
(CRO.PE=0) or (CRO.CD=1) or (CRO.NW=1) or (CRO.NE=0) or
(CPL>0) or (EFLAGS.VM=1) or
(IA32_APIC_BASE.BSP=0) or (TXT chipset not present) or
(SENTERFLAG=1) or (ACMODEFLAG=1) or (IN_SMM=1) or
(TPM interface is not present) or
(EDX!= (SENTER_EDX_support_mask \& EDX)) or
(IA32_CR_FEATURE_CONTROL[0]=0) or (IA32_CR_FEATURE_CONTROL[15]=0) or
((IA32_CR_FEATURE_CONTROL[14:8] \& EDX[6:0])!= EDX[6:0]))
THEN \#GP(0);
IF (GETSEC[PARAMETERS].Parameter_Type = 5, MCA_Handling (bit 6) = 0)
FOR I = 0 to IA32_MCG_CAP.COUNT-1 DO
IF IA32_MC[I]_STATUS = uncorrectable error
THEN \#GP(0);
FI;
OD;
FI;
IF (IA32_MCG_STATUS.MCIP=1) or (IERR pin is asserted)
THEN \#GP(0);
ACBASE\leftarrowEBX;
ACSIZE\leftarrow ECX;
IF (((ACBASE MOD 4096) != 0) or ((ACSIZE MOD 64) != 0 ) or (ACSIZE < minimum
module size) or (ACSIZE > AC RAM capacity) or ((ACBASE+ACSIZE) > (2^32 -1)))
THEN \#GP(0);
Mask SMI, INIT, A2OM, and NMI external pin events;
SignalTXTMsg(SENTER);
DO
WHILE (no SignalSENTER message);
TXT_SENTER__MSG_EVENT (ILP \& RLP):
Mask and clear SignalSENTER event;
Unmask SignalSEXIT event;
IF (in VMX operation)
THEN TXT-SHUTDOWN(\#IllegalEvent);
FOR I = 0 to IA32_MCG_CAP.COUNT-1 DO
IF IA32_MC[I]_STATUS = uncorrectable error
THEN TXT-SHUTDOWN(\#UnrecovMCError);
Fl;
OD;
IF (IA32_MCG_STATUS.MCIP=1) or (IERR pin is asserted)
THEN TXT-SHUTDOWN(\#UnrecovMCError);
IF (Voltage or bus ratio status are NOT at a known good state)
THEN IF (Voltage select and bus ratio are internally adjustable)

```

THEN
Make product-specific adjustment on operating parameters; ELSE

TXT-SHUTDOWN(\#IIlegalVIDBRatio);
FI;

IA32_MISC_ENABLE \(\leftarrow\) (IA32_MISC_ENABLE \& MASK_CONST*)
(* The hexadecimal value of MASK_CONST may vary due to processor implementations *)
AZOM \(\leftarrow 0\);
IA32_DEBUGCTL \(\leftarrow 0\);
Invalidate processor TLB(s);
Drain outgoing transactions;
Clear performance monitor counters and control;
SENTERFLAG \(\leftarrow 1\);
SignalTXTMsg(SENTERAck);
IF (logical processor is not ILP)
THEN GOTO RLP_SENTER_ROUTINE;
(* ILP waits for all logical processors to ACK *)
DO
DONE \(\leftarrow T X T . R E A D(L T . S T S) ;\)
WHILE (not DONE);
SignalTXTMsg(SENTERContinue);
SignalTXTMsg(ProcessorHold);
FOR I=ACBASE to ACBASE+ACSIZE-1 DO
ACRAM[I-ACBASE].ADDR \(\leftarrow\);
ACRAM[I-ACBASE].DATA \(\leftarrow\) LOAD(I);
OD;
IF (ACRAM memory type != WB)
THEN TXT-SHUTDOWN(\#BadACMMType);
IF (AC module header version is not supported) OR (ACRAM[ModuleType] <> 2)
THEN TXT-SHUTDOWN(\#UnsupportedACM);
KEY \(\leftarrow\) GETKEY(ACRAM, ACBASE);
KEYHASH \(\leftarrow\) HASH(KEY);
CSKEYHASH \(\leftarrow\) LT.READ(LT.PUBLIC.KEY);
IF (KEYHASH <> CSKEYHASH)
THEN TXT-SHUTDOWN(\#AuthenticateFail);
SIGNATURE \(\leftarrow\) DECRYPT(ACRAM, ACBASE, KEY);
(* The value of SIGNATURE_LEN_CONST is implementation-specific*)
FOR I=0 to SIGNATURE_LEN_CONST - 1 DO
ACRAM[SCRATCH.I] \(\leftarrow\) SIGNATURE[I];
COMPUTEDSIGNATURE \(\leftarrow\) HASH(ACRAM, ACBASE, ACSIZE);
FOR I=0 to SIGNATURE_LEN_CONST - 1 DO
ACRAM[SCRATCH.SIGNATURE_LEN_CONST+I] \(\leftarrow\) COMPUTEDSIGNATURE[I];

IF (SIGNATURE != COMPUTEDSIGNATURE)
THEN TXT-SHUTDOWN(\#AuthenticateFail);
ACMCONTROL \(\leftarrow\) ACRAM[CodeControl];
IF ((ACMCONTROL. \(0=0\) ) and (ACMCONTROL. \(1=1\) ) and (snoop hit to modified line detected on
ACRAM load))
THEN TXT-SHUTDOWN(\#UnexpectedHITM);
IF (ACMCONTROL reserved bits are set)
THEN TXT-SHUTDOWN(\#BadACMFormat);
IF ((ACRAM[GDTBasePtr] < (ACRAM[HeaderLen] * 4 + Scratch_size)) OR
((ACRAM[GDTBasePtr] + ACRAM[GDTLimit]) >= ACSIZE))
THEN TXT-SHUTDOWN(\#BadACMFormat);
If ((ACMCONTROL. \(0=1\) ) and (ACMCONTROL. \(1=1\) ) and (snoop hit to modified line detected on ACRAM load))
THEN ACEntryPoint \(\leftarrow\) ACBASE+ACRAM[ErrorEntryPoint];
ELSE
ACEntryPoint \(\leftarrow\) ACBASE+ACRAM[EntryPoint];
IF ((ACEntryPoint >= ACSIZE) or (ACEntryPoint < (ACRAM[HeaderLen] * 4 + Scratch_size)))
THEN TXT-SHUTDOWN(\#BadACMFormat);
IF ((ACRAM[SegSel] > (ACRAM[GDTLimit] - 15)) or (ACRAM[SegSel] < 8))
THEN TXT-SHUTDOWN(\#BadACMFormat);
IF ((ACRAM[SegSel].TI=1) or (ACRAM[SegSel].RPL!=0))
THEN TXT-SHUTDOWN(\#BadACMFormat);
ACRAM[SCRATCH.SIGNATURE_LEN_CONST] \(\leftarrow\) EDX;
WRITE(TPM.HASH.START) \(\leftarrow 0\);
FOR I=O to SIGNATURE_LEN_CONST + 3 DO
WRITE(TPM.HASH.DATA) \(\leftarrow\) ACRAM[SCRATCH.I];
WRITE(TPM.HASH.END) \(\leftarrow 0\);
ACMODEFLAG \(\leftarrow 1\);
CRO.[PG.AM.WP] \(\leftarrow 0\);
CR4 \(\leftarrow 00004000 \mathrm{~h}\);
EFLAGS \(\leftarrow 00000002 \mathrm{~h}\);
IA32_EFER \(\leftarrow 0\);
EBP \(\leftarrow\) ACBASE;
GDTR.BASE \(\leftarrow\) ACBASE+ACRAM[GDTBasePtr];
GDTR.LIMIT \(\leftarrow\) ACRAM[GDTLimit];
CS.SEL \(\leftarrow\) ACRAM[SegSel];
CS.BASE \(\leftarrow 0\);
CS.LIMIT \(\leftarrow\) FFFFFFh;
CS.G \(\leftarrow\) 1;
\(C S . D \leftarrow 1 ;\)
CS.AR \(\leftarrow\) 9Bh;
DS.SEL \(\leftarrow\) ACRAM \([\) SegSel \(]+8\);
DS.BASE \(\leftarrow 0 ;\)
DS.LIMIT \(\leftarrow\) FFFFFFh;
```

DS.G $\leftarrow 1$
DS.D $\leftarrow 1$
DS.AR $\leftarrow$ 93h;
SS $\leftarrow$ DS;
$\mathrm{ES} \leftarrow \mathrm{DS} ;$
DR7 $\leftarrow 00000400 \mathrm{~h}$;
IA32_DEBUGCTL $\leftarrow 0$;
SignalTXTMsg(UnlockSMRAM);
SignaITXTMsg(OpenPrivate);
SignalTXTMsg(OpenLocality3);
EIP $\leftarrow$ ACEntryPoint;
END;

```
RLP_SENTER_ROUTINE: (RLP only)
Mask SMI, INIT, A2OM, and NMI external pin events
Unmask SignalWAKEUP event;
Wait for SignalSENTERContinue message;
IA32_APIC_BASE.BSP \(\leftarrow 0\);
GOTO SENTER sleep state;
END;

Flags Affected
All flags are cleared.

Use of Prefixes
\begin{tabular}{ll} 
LOCK & Causes \#UD \\
REP* & Cause \#UD (includes REPNE/REPNZ and REP/REPE/REPZ) \\
Operand size & Causes \#UD \\
Segment overrides & Ignored \\
Address size & Ignored \\
REX & Ignored
\end{tabular}

Protected Mode Exceptions
\begin{tabular}{|c|c|}
\hline \#UD & If CR4.SMXE \(=0\). \\
\hline & If GETSEC[SENTER] is not reported as supported by GETSEC[CAPABILITIES]. \\
\hline \#GP(0) & If CRO.CD \(=1\) or CRO.NW \(=1\) or CRO.NE \(=0\) or CRO.PE \(=0\) or CPL \(>0\) or EFLAGS.VM \(=1\). \\
\hline & If in VMX root operation. \\
\hline & If the initiating processor is not designated as the bootstrap processor via the MSR bit IA32_APIC_BASE.BSP. \\
\hline
\end{tabular}

If an Intel \(®\) TXT-capable chipset is not present.
If an Intel \(®\) TXT-capable chipset interface to TPM is not detected as present.
If a protected partition is already active or the processor is already in authenticated code mode.
If the processor is in SMM.
If a valid uncorrectable machine check error is logged in IA32_MC[I]_STATUS.
If the authenticated code base is not on a 4096 byte boundary.
If the authenticated code size > processor's authenticated code execution area storage capacity.
If the authenticated code size is not modulo 64.

Real-Address Mode Exceptions
\begin{tabular}{ll} 
\#UD & If CR4.SMXE \(=0\). \\
& If GETSEC[SENTER] is not reported as supported by \\
& GETSEC[CAPABILITIES]. \\
\#GP(0) & GETSEC[SENTER] is not recognized in real-address mode.
\end{tabular}

Virtual-8086 Mode Exceptions
\#UD If CR4.SMXE \(=0\).
If GETSEC[SENTER] is not reported as supported by GETSEC[CAPABILITIES].
\#GP(0) GETSEC[SENTER] is not recognized in virtual-8086 mode.

\section*{Compatibility Mode Exceptions}

All protected mode exceptions apply.
\#GP IF AC code module does not reside in physical address below 2^32-1.

\section*{64-Bit Mode Exceptions}

All protected mode exceptions apply. \#GP

IF AC code module does not reside in physical address below 2^32-1.

VM-Exit Condition
Reason (GETSEC) IF in VMX non-root operation.

\section*{GETSEC[SEXIT]-Exit Measured Environment}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF 37 & GETSEC[SEXIT] & Exit measured environment \\
\((\) EAX=5 \()\) & & \\
\hline
\end{tabular}

\section*{Description}

The GETSEC[SEXIT] instruction initiates an exit of a measured environment established by GETSEC[SENTER]. The SEXIT leaf of GETSEC is selected with EAX set to 5 at execution. This instruction leaf sends a message to all logical processors in the platform to signal the measured environment exit.

There are restrictions enforced by the processor for the execution of the GETSEC[SEXIT] instruction:
- Execution is not allowed unless the processor is in protected mode (CRO.PE =1) with \(\mathrm{CPL}=0\) and \(\mathrm{EFLAGS} . \mathrm{VM}=0\).
- The processor must be in a measured environment as launched by a previous GETSEC[SENTER] instruction, but not still in authenticated code execution mode.
- To avoid potential inter-operability conflicts between modes, the processor is not allowed to execute this instruction if it currently is in SMM or in VMX operation.
- To insure consistent handling of SIPI messages, the processor executing the GETSEC[SEXIT] instruction must also be designated the BSP (bootstrap processor) as defined by the register bit IA32_APIC_BASE.BSP (bit 8).

Failure to abide by the above conditions results in the processor signaling a general protection violation.

This instruction initiates a sequence to rendezvous the RLPs with the ILP. It then clears the internal processor flag indicating the processor is operating in a measured environment.

In response to a message signaling the completion of rendezvous, all RLPs restart execution with the instruction that was to be executed at the time GETSEC[SEXIT] was recognized. This applies to all processor conditions, with the following exceptions:
- If an RLP executed HLT and was in this halt state at the time of the message initiated by GETSEC[SEXIT], then execution resumes in the halt state.
- If an RLP was executing MWAIT, then a message initiated by GETSEC[SEXIT] causes an exit of the MWAIT state, falling through to the next instruction.
- If an RLP was executing an intermediate iteration of a string instruction, then the processor resumes execution of the string instruction at the point which the message initiated by GETSEC[SEXIT] was recognized.
- If an RLP is still in the SENTER sleep state (never awakened with GETSEC[WAKEUP]), it will be sent to the wait-for-SIPI state after first clearing
the bootstrap processor indicator flag (IA32_APIC_BASE.BSP) and any pending SIPI state. In this case, such RLPs are initialized to an architectural state consistent with having taken a soft reset using the INIT\# pin.

Prior to completion of the GETSEC[SEXIT] operation, both the ILP and any active RLPs unmask the response of the external event signals INIT\#, A2OM, NMI\#, and SMI\#. This unmasking is performed unconditionally to recognize pin events which are masked after a GETSEC[SENTER]. The state of A20M is unmasked, as the A20M pin is not recognized while the measured environment is active.

On a successful exit of the measured environment, the ILP re-locks the Intel® TXTcapable chipset private configuration space. GETSEC[SEXIT] does not affect the content of any PCR.

At completion of GETSEC[SEXIT] by the ILP, execution proceeds to the next instruction. Since EFLAGS and the debug register state are not modified by this instruction, a pending trap condition is free to be signaled if previously enabled.

\section*{Operation in a Uni-Processor Platform}
(* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction
boundary *)
GETSEC[SEXIT] (ILP only):
IF (CR4.SMXE=0)
THEN \#UD;
ELSE IF (in VMX non-root operation)
THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
THEN \#UD;
ELSE IF ((in VMX root operation) or
(CRO.PE=0) or (CPL>0) or (EFLAGS.VM=1) or (IA32_APIC_BASE.BSP=0) or (TXT chipset not present) or (SENTERFLAG=0) or (ACMODEFLAG=1) or (IN_SMM=1))

THEN \#GP(0);
SignalTXTMsg(SEXIT);
DO
WHILE (no SignalSEXIT message);

\section*{TXT_SEXIT_MSG_EVENT (ILP \& RLP):}

Mask and clear SignalSEXIT event;
Clear MONITOR FSM;
Unmask SignalSENTER event;
IF (in VMX operation)
THEN TXT-SHUTDOWN(\#IIlegalEvent);
SignalTXTMsg(SEXITAck);
IF (logical processor is not ILP)

THEN GOTO RLP_SEXIT_ROUTINE;
(* ILP waits for all logical processors to ACK *)
DO
DONE \(\leftarrow\) READ(LT.STS);
WHILE (NOT DONE);
SignalTXTMsg(SEXITContinue);
SignalTXTMsg(ClosePrivate);
SENTERFLAG \(\leftarrow 0\);
Unmask SMI, INIT, A2OM, and NMI external pin events;
END;
RLP_SEXIT_ROUTINE (RLPs only):
Wait for SignalSEXITContinue message;
Unmask SMI, INIT, AZOM, and NMI external pin events;
IF (prior execution state \(=\) HLT \()\)
THEN reenter HLT state;
IF (prior execution state = SENTER sleep)
THEN
IA32_APIC_BASE.BSP \(\leftarrow 0\);
Clear pending SIPI state;
Call INIT_PROCESSOR_STATE;
Unmask SIPI event;
GOTO WAIT-FOR-SIPI;
Fl ;
END;

Flags Affected
ILP: None.
RLPs: all flags are modified for an RLP. returning to wait-for-SIPI state, none otherwise

Use of Prefixes
\begin{tabular}{ll} 
LOCK & Causes \#UD \\
REP* & Cause \#UD (includes REPNE/REPNZ and REP/REPE/REPZ) \\
Operand size & Causes \#UD \\
Segment overrides & Ignored \\
Address size & Ignored \\
REX & Ignored
\end{tabular}

Protected Mode Exceptions
\#UD
If CR4.SMXE \(=0\).
```

                                    If GETSEC[SEXIT] is not reported as supported by
                                    GETSEC[CAPABILITIES].
    \#GP(0) If CRO.PE = 0 or CPL > 0 or EFLAGS.VM = 1.
If in VMX root operation.
If the initiating processor is not designated as the via the MSR
bit IA32_APIC_BASE.BSP.
If an Intel® TXT-capable chipset is not present.
If a protected partition is not already active or the processor is
already in authenticated code mode.
If the processor is in SMM.
Real-Address Mode Exceptions
\#UD If CR4.SMXE = 0.
If GETSEC[SEXIT] is not reported as supported by
GETSEC[CAPABILITIES].
\#GP(0) GETSEC[SEXIT] is not recognized in real-address mode.
Virtual-8086 Mode Exceptions
\#UD If CR4.SMXE = 0.
If GETSEC[SEXIT] is not reported as supported by
GETSEC[CAPABILITIES].
\#GP(0) GETSEC[SEXIT] is not recognized in virtual-8086 mode.
Compatibility Mode Exceptions
All protected mode exceptions apply.
64-Bit Mode Exceptions
All protected mode exceptions apply.
VM-Exit Condition
Reason (GETSEC) IF in VMX non-root operation.

```

\section*{GETSEC[PARAMETERS]-Report the SMX Parameters}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF 37 & GETSEC[PARAMETERS] & Report the SMX Parameters \\
(EAX=6) & & \begin{tabular}{l} 
The parameters index is input in \(E B X\) with the result \\
returned in EAX, EBX, and ECX.
\end{tabular} \\
\hline
\end{tabular}

\section*{Description}

The GETSEC[PARAMETERS] instruction returns specific parameter information for SMX features supported by the processor. Parameter information is returned in EAX, EBX, and ECX, with the input parameter selected using EBX.

Software retrieves parameter information by searching with an input index for EBX starting at 0, and then reading the returned results in EAX, EBX, and ECX. EAX[4:0] is designated to return a parameter type field indicating if a parameter is available and what type it is. If EAX[4:0] is returned with 0 , this designates a null parameter and indicates no more parameters are available.

Table 6-7 defines the parameter types supported in current and future implementations.

Table 6-7. SMX Reporting Parameters Format
\begin{tabular}{|l|l|l|l|l|}
\hline \begin{tabular}{l} 
Parameter \\
Type EAX[4:0]
\end{tabular} & \begin{tabular}{l} 
Parameter \\
Description
\end{tabular} & EAX[31:5] & EBX[31:0] & ECX[31:0] \\
\hline 0 & NULL & \begin{tabular}{l} 
Reserved (0 \\
returned)
\end{tabular} & \begin{tabular}{l} 
Reserved \\
(unmodified)
\end{tabular} & \begin{tabular}{l} 
Reserved \\
(unmodified)
\end{tabular} \\
\hline 1 & \begin{tabular}{l} 
Supported AC \\
module versions
\end{tabular} & \begin{tabular}{l} 
Reserved (0 \\
returned)
\end{tabular} & \begin{tabular}{l} 
version \\
comparison \\
mask
\end{tabular} & \begin{tabular}{l} 
version \\
numbers \\
supported
\end{tabular} \\
\hline 2 & \begin{tabular}{l} 
Max size of \\
authenticated \\
code execution \\
area
\end{tabular} & \begin{tabular}{l} 
Multiply by 32 for \\
size in bytes
\end{tabular} & \begin{tabular}{l} 
Reserved \\
(unmodified)
\end{tabular} & \begin{tabular}{l} 
Reserved \\
(unmodified)
\end{tabular} \\
\hline 3 & \begin{tabular}{l} 
External memory \\
types supported \\
during AC mode
\end{tabular} & \begin{tabular}{l} 
Memory type bit \\
mask
\end{tabular} & \begin{tabular}{l} 
Reserved \\
(unmodified)
\end{tabular} & \begin{tabular}{l} 
Reserved \\
(unmodified)
\end{tabular} \\
\hline
\end{tabular}

Table 6-7. SMX Reporting Parameters Format (Contd.)
\begin{tabular}{|l|l|l|l|l|}
\hline \begin{tabular}{l} 
Parameter \\
Type EAX[4:0]
\end{tabular} & \begin{tabular}{l} 
Parameter \\
Description
\end{tabular} & EAX[31:5] & EBX[31:0] & ECX[31:0] \\
\hline 4 & \begin{tabular}{l} 
Selective SENTER \\
functionality \\
control
\end{tabular} & \begin{tabular}{l} 
EAX[14:8] \\
\\
arrespond to \\
available SENTER \\
function disable \\
controls
\end{tabular} & \begin{tabular}{l} 
Reserved \\
(unmodified)
\end{tabular} & \begin{tabular}{l} 
Reserved \\
(unmodified)
\end{tabular} \\
\hline 5 & \begin{tabular}{l} 
TXT extensions \\
support
\end{tabular} & \begin{tabular}{l} 
TXT Feature \\
Extensions Flags \\
(see Table 6-8)
\end{tabular} & Reserved & Reserved \\
\hline \(6-31\) & Undefined & \begin{tabular}{l} 
Reserved \\
(unmodified)
\end{tabular} & \begin{tabular}{l} 
Reserved \\
(unmodified)
\end{tabular} & \begin{tabular}{l} 
Reserved \\
(unmodified)
\end{tabular} \\
\hline
\end{tabular}

Table 6-8. TXT Feature Extensions Flags
\begin{tabular}{|l|l|l|}
\hline Bit & Definition & Description \\
\hline 5 & \begin{tabular}{l} 
Processor based \\
S-CRTM support
\end{tabular} & \begin{tabular}{l} 
Returns 1 if this processor implements a processor- \\
rooted S-CRTM capability and 0 if not (S-CRTM is rooted in \\
BIOS). \\
This flag cannot be used to infer whether the chipset \\
supports TXT or whether the processor support SMX.
\end{tabular} \\
\hline 6 & \begin{tabular}{l} 
Machine Check \\
Handling
\end{tabular} & \begin{tabular}{l} 
Returns 1 if it machine check status registers can be \\
preserved through ENTERACCS and SENTER. If this bit is \\
1, the caller of ENTERACCS and SENTER is not required to \\
clear machine check error status bits before invoking \\
these GETSEC leaves. \\
If this bit returns 0, the caller of ENTERACCS and SENTER \\
must clear all machine check error status bits before \\
invoking these GETSEC leaves.
\end{tabular} \\
\hline \(31: 7\) & Reserved & Reserved for future use. Will return 0. \\
\hline
\end{tabular}

Supported AC module versions (as defined by the AC module HeaderVersion field) can be determined for a particular SMX capable processor by the type 1 parameter. Using EBX to index through the available parameters reported by GETSEC[PARAMETERS] for each unique parameter set returned for type 1, software can determine the complete list of AC module version(s) supported.

For each parameter set, EBX returns the comparison mask and ECX returns the available HeaderVersion field values supported, after AND'ing the target HeaderVersion with the comparison mask. Software can then determine if a particular AC module version is supported by following the pseudo-code search routine given below:
```

parameter_search_index= 0
do {
EBX= parameter_search_index++
EAX=6
GETSEC
if (EAX[4:0] = 1) {
if ((version_query \& EBX) = ECX) {
version_is_supported= 1
break
}
}
} while (EAX[4:0]!= 0)

```

If only AC modules with a HeaderVersion of 0 are supported by the processor, then only one parameter set of type 1 will be returned, as follows: EAX \(=00000001 \mathrm{H}\), \(E B X=F F F F F F F F H\) and \(E C X=00000000 H\).

The maximum capacity for an authenticated code execution area supported by the processor is reported with the parameter type of 2. The maximum supported size in bytes is determined by multiplying the returned size in EAX[31:5] by 32. Thus, for a maximum supported authenticated RAM size of 32 KBy tes, EAX returns with 00008002 H .

Supportable memory types for memory mapped outside of the authenticated code execution area are reported with the parameter type of 3 . While is active, as initiated by the GETSEC functions SENTER and ENTERACCS and terminated by EXITAC, there are restrictions on what memory types are allowed for the rest of system memory. It is the responsibility of the system software to initialize the memory type range register (MTRR) MSRs and/or the page attribute table (PAT) to only map memory types consistent with the reporting of this parameter. The reporting of supportable memory types of external memory is indicated using a bit map returned in EAX[31:8]. These bit positions correspond to the memory type encodings defined for the MTRR MSR and PAT programming. See Table 6-9.

The parameter type of 4 is used for enumerating the availability of selective GETSEC[SENTER] function disable controls. If a 1 is reported in bits \(14: 8\) of the returned parameter EAX, then this indicates a disable control capability exists with SENTER for a particular function. The enumerated field in bits 14:8 corresponds to use of the EDX input parameter bits 6:0 for SENTER. If an enumerated field bit is set to 1 , then the corresponding EDX input parameter bit of EDX may be set to 1 to disable that designated function. If the enumerated field bit is 0 or this parameter is not reported, then no disable capability exists with the corresponding EDX input parameter for SENTER, and EDX bit(s) must be cleared to 0 to enable execution of

SENTER. If no selective disable capability for SENTER exists as enumerated, then the corresponding bits in the IA32_FEATURE_CONTROL MSR bits 14:8 must also be programmed to 1 if the SENTER global enable bit 15 of the MSR is set. This is required to enable future extensibility of SENTER selective disable capability with respect to potentially separate software initialization of the MSR.

Table 6-9. External Memory Types Using Parameter 3
\begin{tabular}{|l|l|}
\hline EAX Bit Position & Parameter Description \\
\hline 8 & Uncacheable (UC) \\
9 & Write Combining (WC) \\
\(11: 10\) & Reserved \\
12 & Write-through (WT) \\
13 & Write-protected (WP) \\
14 & Write-back (WB) \\
\(31: 15\) & Reserved \\
GETSEC[PARAMETERS] & leaf or specific parameter is not present for a giv
\end{tabular}

If the GETSEC[PARAMETERS] leaf or specific parameter is not present for a given SMX capable processor, then default parameter values should be assumed. These are defined in Table 6-10.

Table 6-10. Default Parameter Values
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
Parameter Type \\
EAX[4:0]
\end{tabular} & \begin{tabular}{l} 
Default \\
Setting
\end{tabular} & Parameter Description \\
\hline 1 & 0.0 only & Supported AC module versions \\
2 & 32 KBytes & Authenticated code execution area size \\
3 & UC only & \begin{tabular}{l} 
External memory types supported during AC \\
execution mode
\end{tabular} \\
4 & None & Available SENTER selective disable controls \\
\hline
\end{tabular}

\section*{Operation}
(* example of a processor supporting only a 0.0 HeaderVersion, 32K ACRAM size, memory types UC and WC *)
IF (CR4.SMXE=0)
THEN \#UD;
ELSE IF (in VMX non-root operation)

THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
THEN \#UD;
(* example of a processor supporting a 0.0 HeaderVersion *)
IF (EBX=0) THEN
\(E A X \leftarrow 00000001 \mathrm{~h}\);
EBX \(\leftarrow\) FFFFFFFFFh;
ECX \(\leftarrow 00000000 \mathrm{~h}\);
ELSE IF (EBX=1)
(* example of a processor supporting a 32K ACRAM size *)
THEN EAX \(\leftarrow 00008002 \mathrm{~h}\);
ESE IF (EBX=2)
(* example of a processor supporting external memory types of UC and WC *)
THEN EAX \(\leftarrow 00000303 \mathrm{~h}\);
ESE IF (EBX= other value(s) less than unsupported index value)
(* EAX value varies. Consult Table 6-7 and Table 6-8*)
ELSE (* unsupported index*)
EAX" 00000000h;
END;

Flags Affected
None.

Use of Prefixes
\begin{tabular}{ll} 
LOCK & Causes \#UD \\
REP* & Cause \#UD (includes REPNE/REPNZ and REP/REPE/REPZ) \\
Operand size & Causes \#UD \\
Segment overrides & Ignored \\
Address size & Ignored \\
REX & Ignored \\
& \\
Protected Mode Exceptions \\
\#UD & If CR4.SMXE \(=0\).
\end{tabular}

Real-Address Mode Exceptions
\begin{tabular}{ll} 
\#UD & If CR4.SMXE \(=0\). \\
& If GETSEC[PARAMETERS] is not reported as supported by \\
& GETSEC[CAPABILITIES].
\end{tabular}
```

Virtual-8086 Mode Exceptions
\#UD If CR4.SMXE = 0.
If GETSEC[PARAMETERS] is not reported as supported by
GETSEC[CAPABILITIES].

```
Compatibility Mode Exceptions
All protected mode exceptions apply.
64-Bit Mode Exceptions
All protected mode exceptions apply.
VM-Exit Condition
Reason (GETSEC) IF in VMX non-root operation.

\title{
GETSEC[SMCTRL]-SMX Mode Control
}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF 37 (EAX = 7) & GETSEC[SMCTRL] & \begin{tabular}{l} 
Perform specified SMX mode control as selected \\
with the input EBX.
\end{tabular} \\
\hline
\end{tabular}

\section*{Description}

The GETSEC[SMCTRL] instruction is available for performing certain SMX specific mode control operations. The operation to be performed is selected through the input register EBX. Currently only an input value in EBX of 0 is supported. All other EBX settings will result in the signaling of a general protection violation.

If EBX is set to 0, then the SMCTRL leaf is used to re-enable SMI events. SMI is masked by the ILP executing the GETSEC[SENTER] instruction (SMI is also masked in the responding logical processors in response to SENTER rendezvous messages.). The determination of when this instruction is allowed and the events that are unmasked is dependent on the processor context (See Table 6-11). For brevity, the usage of SMCTRL where EBX=0 will be referred to as GETSEC[SMCTRL(0)].

As part of support for launching a measured environment, the SMI, NMI and INIT events are masked after GETSEC[SENTER], and remain masked after exiting authenticated execution mode. Unmasking these events should be accompanied by securely enabling these event handlers. These security concerns can be addressed in VMX operation by a MVMM.

The VM monitor can choose two approaches:
- In a dual monitor approach, the executive software will set up an SMM monitor in parallel to the executive VMM (i.e. the MVMM), see Chapter 26, "System Management" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B. The SMM monitor is dedicated to handling SMI events without compromising the security of the MVMM. This usage model of handling SMI while a measured environment is active does not require the use of GETSEC[SMCTRL(0)] as event re-enabling after the VMX environment launch is handled implicitly and through separate VMX based controls.
- If a dedicated SMM monitor will not be established and SMIs are to be handled within the measured environment, then GETSEC[SMCTRL(0)] can be used by the executive software to re-enable SMI that has been masked as a result of SENTER.

Table 6-11 defines the processor context in which GETSEC[SMCTRL(0)] can be used and which events will be unmasked. Note that the events that are unmasked are dependent upon the currently operating processor context.

Table 6-11. Supported Actions for GETSEC[SMCTRL(0)]
\begin{tabular}{|l|l|}
\hline ILP Mode of Operation & SMCTRL execution action \\
In VMX non-root operation & VM exit \\
SENTERFLAG = 0 & \#GP(0), illegal context \\
In authenticated code execution \\
mode (ACMODEFLAG = 1) & \#GP(0), illegal context \\
\begin{tabular}{l} 
SENTERFLAG \(=1\), not in VMX \\
operation, not in SMM \\
SENTERFLAG = 1, in VMX root \\
operation, not in SMM \\
SENTERFLAG = 1, In VMX root \\
operation, in SMM
\end{tabular} & Unmask SMI \\
Unmask SMI if SMM monitor is not configured, \\
otherwise \#GP(0) \\
\#GP(0), illegal context
\end{tabular}

\section*{Operation}
(* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary *)
IF (CR4.SMXE=0)
THEN \#UD;
ELSE IF (in VMX non-root operation)
THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
THEN \#UD;
ELSE IF ((CRO.PE=0) or (CPL>0) OR (EFLAGS.VM=1))
THEN \#GP(0);
ELSE IF((EBX=0) and (SENTERFLAG=1) and (ACMODEFLAG=0) and (IN_SMM=0) and
((in VMX root operation) and (SMM monitor not configured)) or (not in VMX operation)) ) THEN unmask SMI;
ELSE \#GP(0);
END
Flags Affected
None.

Use of Prefixes
LOCK Causes \#UD
\begin{tabular}{ll} 
REP* & Cause \#UD (includes REPNE/REPNZ and REP/REPE/REPZ) \\
Operand size & Causes \#UD \\
Segment overrides & Ignored \\
Address size & Ignored \\
REX & Ignored \\
& \\
Protected Mode Exceptions \\
\#UD & If CR4.SMXE \(=0\).
\end{tabular}

\section*{GETSEC[WAKEUP]-Wake up sleeping processors in measured environment}
\begin{tabular}{|lll|}
\hline Opcode & Instruction & Description \\
OF 37 & GETSEC[WAKE & Wake up the responding logical processors from the SENTER \\
(EAX=8) & UP] & sleep state.
\end{tabular}

\section*{Description}

The GETSEC[WAKEUP] leaf function broadcasts a wake-up message to all logical processors currently in the SENTER sleep state. This GETSEC leaf must be executed only by the ILP, in order to wake-up the RLPs. Responding logical processors (RLPs) enter the SENTER sleep state after completion of the SENTER rendezvous sequence.

The GETSEC[WAKEUP] instruction may only be executed:
- In a measured environment as initiated by execution of GETSEC[SENTER].
- Outside of authenticated code execution mode.
- Execution is not allowed unless the processor is in protected mode with CPL \(=0\) and EFLAGS.VM \(=0\).
- In addition, the logical processor must be designated as the boot-strap processor as configured by setting IA32_APIC_BASE.BSP \(=1\).
If these conditions are not met, attempts to execute GETSEC[WAKEUP] result in a general protection violation.

An RLP exits the SENTER sleep state and start execution in response to a WAKEUP signal initiated by ILP's execution of GETSEC[WAKEUP]. The RLP retrieves a pointer to a data structure that contains information to enable execution from a defined entry point. This data structure is located using a physical address held in the Intel \(\circledR^{\circledR}\) TXT-capable chipset configuration register LT.MLE.JOIN. The register is publicly writable in the chipset by all processors and is not restricted by the Intel \(®\) TXT-capable chipset configuration register lock status. The format of this data structure is defined in Table 6-12.

Table 6-12. RLP MVMM JOIN Data Structure
\begin{tabular}{|l|l|}
\hline Offset & field \\
\hline 0 & GDT limit \\
4 & GDT base pointer \\
8 & Segment selector initializer \\
12 & EIP \\
\hline
\end{tabular}

The MLE JOIN data structure contains the information necessary to initialize RLP processor state and permit the processor to join the measured environment. The GDTR, LIP, and CS, DS, SS, and ES selector values are initialized using this data structure. The CS selector index is derived directly from the segment selector initializer field; DS, SS, and ES selectors are initialized to CS+8. The segment descriptor fields are initialized implicitly with \(B A S E=0\), LIMIT \(=F F F F F H, G=1, D=1, P=1, S\) = 1; read/write/access for DS, SS, and ES; and execute/read/access for CS. It is the responsibility of external software to establish a GDT pointed to by the MLE JOIN data structure that contains descriptor entries consistent with the implicit settings initialized by the processor (see Table 6-6). Certain states from the content of Table 6-12 are checked for consistency by the processor prior to execution. A failure of any consistency check results in the RLP aborting entry into the protected environment and signaling an Intel \(\circledR^{\circledR}\) TXT shutdown condition. The specific checks performed are documented later in this section. After successful completion of processor consistency checks and subsequent initialization, RLP execution in the measured environment begins from the entry point at offset 12 (as indicated in Table 6-12).

\section*{Operation}
(* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary *)
IF (CR4.SMXE=0)
THEN \#UD;
ELSE IF (in VMX non-root operation)
THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
THEN \#UD;
ELSE IF ((CRO.PE=0) or (CPL>0) or (EFLAGS.VM=1) or (SENTERFLAG=0) or (ACMODEFLAG=1) or (IN_SMM=0) or (in VMX operation) or (IA32_APIC_BASE.BSP=0) or (TXT chipset not present)) THEN \#GP(0);
ELSE
SignalTXTMsg(WAKEUP);
END;

RLP_SIPI_WAKEUP_FROM_SENTER_ROUTINE: (RLP only)
WHILE (no SignalWAKEUP event);
IF (IA32_SMM_MONITOR_CTL[0]!= ILP.IA32_SMM_MONITOR_CTL[0])
THEN TXT-SHUTDOWN(\#IIlegalEvent)
IF (IA32_SMM_MONITOR_CTL[0] = 0)
THEN Unmask SMI pin event;
ELSE
Mask SMI pin event;
Mask A20M, and NMI external pin events (unmask INIT);
Mask SignalWAKEUP event;
```

Invalidate processor TLB(s);
Drain outgoing transactions;
TempGDTRLIMIT\leftarrow LOAD(LT.MLE.JOIN);
TempGDTRBASE \leftarrow LOAD(LT.MLE.JOIN+4);
TempSegSel\leftarrowLOAD(LT.MLE.JOIN+8);
TempEIP\leftarrow LOAD(LT.MLE.JOIN+12);
IF (TempGDTLimit \& FFFFOOOOh)
THEN TXT-SHUTDOWN(\#BadJOINFormat);
IF ((TempSegSel > TempGDTRLIMIT-15) or (TempSegSel < 8))
THEN TXT-SHUTDOWN(\#BadJOINFormat);
IF ((TempSegSel.TI=1) or (TempSegSel.RPL!=0))
THEN TXT-SHUTDOWN(\#BadJOINFormat);
CRO.[PG,CD,NW,AM,WP]\leftarrow 0;
CRO.[NE,PE] \leftarrow 1;
CR4\leftarrow00004000h;
EFLAGS}\leftarrow00000002h
IA32_EFER\leftarrow0;
GDTR.BASE \leftarrowTempGDTRBASE;
GDTR.LIMIT\leftarrow TempGDTRLIMIT;
CS.SEL\leftarrow TempSegSel;
CS.BASE\leftarrow 0;
CS.LIMIT\leftarrowFFFFFFh;
CS.G\leftarrow 1;
CS.D\leftarrow 1;
CS.AR\leftarrow ¢Bh;
DS.SEL\leftarrow TempSegSel+8;
DS.BASE\leftarrow0;
DS.LIMIT \leftarrowFFFFFFh;
DS.G\leftarrow 1;
DS.D\leftarrow 1;
DS.AR\leftarrow93h;
SS}\leftarrow\textrm{DS}
ES\leftarrowDS;
DR7\leftarrow 00000400h;
IA32_DEBUGCTL\leftarrow0;
EIP}\leftarrow\mathrm{ TempEIP;
END;
Flags Affected
None.
Use of Prefixes
LOCK Causes \#UD

```
\begin{tabular}{ll} 
REP* & Cause \#UD (includes REPNE/REPNZ and REP/REPE/REPZ) \\
Operand size & Causes \#UD \\
Segment overrides & Ignored \\
Address size & Ignored \\
REX & Ignored \\
& \\
Protected Mode Exceptions \\
\#UD & If CR4.SMXE \(=0\). \\
& If GETSEC[WAKEUP] is not reported as supported by \\
& GETSEC[CAPABILITIES]. \\
\#GP(0) & If CRO.PE \(=0\) or CPL > 0 or EFLAGS.VM = 1.
\end{tabular}

\section*{APPENDIX A \\ OPCODE MAP}

Use the opcode tables in this chapter to interpret IA-32 and Intel 64 architecture object code. Instructions are divided into encoding groups:
- 1-byte, 2-byte and 3-byte opcode encodings are used to encode integer, system, MMX technology, SSE/SSE2/SSE3/SSSE3/SSE4, and VMX instructions. Maps for these instructions are given in Table A-2 through Table A-6.
- Escape opcodes (in the format: ESC character, opcode, ModR/M byte) are used for floating-point instructions. The maps for these instructions are provided in Table A-7 through Table A-22.

\section*{NOTE}

All blanks in opcode maps are reserved and must not be used. Do not depend on the operation of undefined or blank opcodes.

\section*{A. 1 USING OPCODE TABLES}

Tables in this appendix list opcodes of instructions (including required instruction prefixes, opcode extensions in associated ModR/M byte). Blank cells in the tables indicate opcodes that are reserved or undefined.

The opcode map tables are organized by hex values of the upper and lower 4 bits of an opcode byte. For 1-byte encodings (Table A-2), use the four high-order bits of an opcode to index a row of the opcode table; use the four low-order bits to index a column of the table. For 2-byte opcodes beginning with OFH (Table A-3), skip any instruction prefixes, the 0FH byte (0FH may be preceded by \(66 \mathrm{H}, \mathrm{F} 2 \mathrm{H}\), or F 3 H ) and use the upper and lower 4-bit values of the next opcode byte to index table rows and columns. Similarly, for 3-byte opcodes beginning with 0F38H or 0F3AH (Table A-4), skip any instruction prefixes, \(0 F 38 \mathrm{H}\) or \(0 F 3 \mathrm{AH}\) and use the upper and lower 4-bit values of the third opcode byte to index table rows and columns. See Section A.2.4, "Opcode Look-up Examples for One, Two, and Three-Byte Opcodes."
When a ModR/M byte provides opcode extensions, this information qualifies opcode execution. For information on how an opcode extension in the ModR/M byte modifies the opcode map in Table A-2 and Table A-3, see Section A.4.

The escape (ESC) opcode tables for floating point instructions identify the eight high order bits of opcodes at the top of each page. See Section A.5. If the accompanying ModR/M byte is in the range of \(00 \mathrm{H}-\mathrm{BFH}\), bits 3-5 (the top row of the third table on each page) along with the reg bits of ModR/M determine the opcode. ModR/M bytes
outside the range of \(00 \mathrm{H}-\mathrm{BFH}\) are mapped by the bottom two tables on each page of the section.

\section*{A. 2 KEY TO ABBREVIATIONS}

Operands are identified by a two-character code of the form Zz. The first character, an uppercase letter, specifies the addressing method; the second character, a lowercase letter, specifies the type of operand.

\section*{A.2.1 Codes for Addressing Method}

The following abbreviations are used to document addressing methods:
A Direct address: the instruction has no ModR/M byte; the address of the operand is encoded in the instruction. No base register, index register, or scaling factor can be applied (for example, far JMP (EA)).

C The reg field of the ModR/M byte selects a control register (for example, MOV (0F20, 0F22)).
D The reg field of the ModR/M byte selects a debug register (for example, MOV (0F21,0F23)).

E A ModR/M byte follows the opcode and specifies the operand. The operand is either a general-purpose register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, a displacement.

F EFLAGS/RFLAGS Register.
G The reg field of the ModR/M byte selects a general register (for example, \(A X\) (000)).

H The VEX.vvvv field of the VEX prefix selects a 128-bit XMM register or a 256bit YMM register, determined by operand type. For legacy SSE encodings this operand does not exist, changing the instruction to destructive form.
I Immediate data: the operand value is encoded in subsequent bytes of the instruction.

J The instruction contains a relative offset to be added to the instruction pointer register (for example, JMP (0E9), LOOP).
\(\mathrm{L} \quad\) The upper 4 bits of the 8 -bit immediate selects a 128 -bit XMM register or a 256-bit YMM register, determined by operand type. (the MSB is ignored in 32-bit mode)

M The ModR/M byte may refer only to memory (for example, BOUND, LES, LDS, LSS, LFS, LGS, CMPXCHG8B).

N The R/M field of the ModR/M byte selects a packed-quadword, MMX technology register.
0 The instruction has no ModR/M byte. The offset of the operand is coded as a word or double word (depending on address size attribute) in the instruction. No base register, index register, or scaling factor can be applied (for example, MOV (A0-A3)).
\(P \quad\) The reg field of the ModR/M byte selects a packed quadword MMX technology register.
Q A ModR/M byte follows the opcode and specifies the operand. The operand is either an MMX technology register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement.
\(R \quad\) The \(R / M\) field of the ModR/M byte may refer only to a general register (for example, MOV (0F20-0F23)).
S The reg field of the ModR/M byte selects a segment register (for example, MOV (8C,8E)).

U The R/M field of the ModR/M byte selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type.
V The reg field of the ModR/M byte selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type.

W A ModR/M byte follows the opcode and specifies the operand. The operand is either a 128-bit XMM register, a 256-bit YMM register (determined by operand type), or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement.
X Memory addressed by the DS:rSI register pair (for example, MOVS, CMPS, OUTS, or LODS).

Y Memory addressed by the ES:rDI register pair (for example, MOVS, CMPS, INS, STOS, or SCAS).

\section*{A.2.2 Codes for Operand Type}

The following abbreviations are used to document operand types:
a Two one-word operands in memory or two double-word operands in memory, depending on operand-size attribute (used only by the BOUND instruction).
b Byte, regardless of operand-size attribute.
c Byte or word, depending on operand-size attribute.
d Doubleword, regardless of operand-size attribute.
dq Double-quadword, regardless of operand-size attribute.
p 32-bit, 48-bit, or 80-bit pointer, depending on operand-size attribute.
pd 128-bit or 256-bit packed double-precision floating-point data.
pi Quadword MMX technology register (for example: mm0).
ps 128-bit or 256-bit packed single-precision floating-point data.
q Quadword, regardless of operand-size attribute.
qq Quad-Quadword (256-bits), regardless of operand-size attribute.
s 6-byte or 10-byte pseudo-descriptor.
sd Scalar element of a 128-bit double-precision floating data.
ss Scalar element of a 128-bit single-precision floating data.
si Doubleword integer register (for example: eax).
v Word, doubleword or quadword (in 64-bit mode), depending on operand-size attribute.
w Word, regardless of operand-size attribute.
\(x \quad d q\) or qq based on the operand-size attribute.
y Doubleword or quadword (in 64-bit mode), depending on operand-size attribute.
z
Word for 16-bit operand-size or doubleword for 32 or 64-bit operand-size.

\section*{A.2.3 Register Codes}

When an opcode requires a specific register as an operand, the register is identified by name (for example, \(A X, C L\), or ESI). The name indicates whether the register is \(64,32,16\), or 8 bits wide.

A register identifier of the form eXX or rXX is used when register width depends on the operand-size attribute. eXX is used when 16 or 32 -bit sizes are possible; rXX is used when 16, 32, or 64-bit sizes are possible. For example: eAX indicates that the \(A X\) register is used when the operand-size attribute is 16 and the EAX register is used when the operand-size attribute is 32. rAX can indicate AX, EAX or RAX.

When the REX.B bit is used to modify the register specified in the reg field of the opcode, this fact is indicated by adding "/x" to the register name to indicate the additional possibility. For example, rCX/r9 is used to indicate that the register could either be rCX or r9. Note that the size of \(r 9\) in this case is determined by the operand size attribute (just as for rCX).

\section*{A.2.4 Opcode Look-up Examples for One, Two, and Three-Byte Opcodes}

This section provides examples that demonstrate how opcode maps are used.

\section*{A.2.4.1 One-Byte Opcode Instructions}

The opcode map for 1-byte opcodes is shown in Table A-2. The opcode map for 1byte opcodes is arranged by row (the least-significant 4 bits of the hexadecimal value) and column (the most-significant 4 bits of the hexadecimal value). Each entry in the table lists one of the following types of opcodes:
- Instruction mnemonics and operand types using the notations listed in Section A. 2
- Opcodes used as an instruction prefix

For each entry in the opcode map that corresponds to an instruction, the rules for interpreting the byte following the primary opcode fall into one of the following cases:
- A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A. 1 and Chapter 2, "Instruction Format," of the Inte \(I^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 2A. Operand types are listed according to notations listed in Section A. 2.
- A ModR/M byte is required and includes an opcode extension in the reg field in the ModR/M byte. Use Table A-6 when interpreting the ModR/M byte.
- Use of the ModR/M byte is reserved or undefined. This applies to entries that represent an instruction prefix or entries for instructions without operands that use ModR/M (for example: 60H, PUSHA; 06H, PUSH ES).

\section*{Example A-1. Look-up Example for 1-Byte Opcodes}

Opcode 030500000000 H for an ADD instruction is interpreted using the 1-byte opcode map (Table A-2) as follows:
- The first digit (0) of the opcode indicates the table row and the second digit (3) indicates the table column. This locates an opcode for ADD with two operands.
- The first operand (type Gv) indicates a general register that is a word or doubleword depending on the operand-size attribute. The second operand (type Ev) indicates a ModR/M byte follows that specifies whether the operand is a word or doubleword general-purpose register or a memory address.
- The ModR/M byte for this instruction is 05 H , indicating that a 32 -bit displacement follows \((00000000 \mathrm{H})\). The reg/opcode portion of the ModR/M byte (bits 3-5) is 000, indicating the EAX register.

The instruction for this opcode is ADD EAX, mem_op, and the offset of mem_op is 00000000 H .

Some 1- and 2-byte opcodes point to group numbers (shaded entries in the opcode map table). Group numbers indicate that the instruction uses the reg/opcode bits in the ModR/M byte as an opcode extension (refer to Section A.4).

\section*{A.2.4.2 Two-Byte Opcode Instructions}

The two-byte opcode map shown in Table A-3 includes primary opcodes that are either two bytes or three bytes in length. Primary opcodes that are 2 bytes in length
begin with an escape opcode \(0 F H\). The upper and lower four bits of the second opcode byte are used to index a particular row and column in Table A-3.

Two-byte opcodes that are 3 bytes in length begin with a mandatory prefix ( 66 H , F2H, or F3H) and the escape opcode (0FH). The upper and lower four bits of the third byte are used to index a particular row and column in Table A-3 (except when the second opcode byte is the 3-byte escape opcodes 38 H or 3 AH ; in this situation refer to Section A.2.4.3).

For each entry in the opcode map, the rules for interpreting the byte following the primary opcode fall into one of the following cases:
- A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A. 1 and Chapter 2, "Instruction Format," of the Inte \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 2A. The operand types are listed according to notations listed in Section A.2.
- A ModR/M byte is required and includes an opcode extension in the reg field in the ModR/M byte. Use Table A-6 when interpreting the ModR/M byte.
- Use of the ModR/M byte is reserved or undefined. This applies to entries that represent an instruction without operands that are encoded using ModR/M (for example: 0F77H, EMMS).

\section*{Example A-2. Look-up Example for 2-Byte Opcodes}

Look-up opcode OFA4050000000003H for a SHLD instruction using Table A-3.
- The opcode is located in row A, column 4. The location indicates a SHLD instruction with operands Ev, Gv, and Ib. Interpret the operands as follows:
- Ev: The ModR/M byte follows the opcode to specify a word or doubleword operand.
- Gv: The reg field of the ModR/M byte selects a general-purpose register.
- Ib: Immediate data is encoded in the subsequent byte of the instruction.
- The third byte is the ModR/M byte \((05 \mathrm{H})\). The mod and opcode/reg fields of ModR/M indicate that a 32-bit displacement is used to locate the first operand in memory and eAX as the second operand.
- The next part of the opcode is the 32-bit displacement for the destination memory operand \((00000000 \mathrm{H})\). The last byte stores immediate byte that provides the count of the shift (03H).
- By this breakdown, it has been shown that this opcode represents the instruction: SHLD DS:00000000H, EAX, 3.

\section*{A.2.4.3 Three-Byte Opcode Instructions}

The three-byte opcode maps shown in Table A-4 and Table A-5 includes primary opcodes that are either 3 or 4 bytes in length. Primary opcodes that are 3 bytes in length begin with two escape bytes 0F38H or 0F3A. The upper and lower four bits of
the third opcode byte are used to index a particular row and column in Table A-4 or Table A-5.

Three-byte opcodes that are 4 bytes in length begin with a mandatory prefix (66H, F2H, or F 3 H ) and two escape bytes ( 0 F 38 H or 0 F 3 AH ). The upper and lower four bits of the fourth byte are used to index a particular row and column in Table A-4 or Table A-5.

For each entry in the opcode map, the rules for interpreting the byte following the primary opcode fall into the following case:
- A ModR/M byte is required and is interpreted according to the abbreviations listed in A. 1 and Chapter 2, "Instruction Format," of the Inte \(I^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 2A. The operand types are listed according to notations listed in Section A. 2.

\section*{Example A-3. Look-up Example for 3-Byte Opcodes}

Look-up opcode 660F3A0FC108H for a PALIGNR instruction using Table A-5.
- 66 H is a prefix and \(0 F 3 \mathrm{AH}\) indicate to use Table A-5. The opcode is located in row 0 , column F indicating a PALIGNR instruction with operands Vdq, Wdq, and Ib. Interpret the operands as follows:
- Vdq: The reg field of the ModR/M byte selects a 128-bit XMM register.
- Wdq: The R/M field of the ModR/M byte selects either a 128-bit XMM register or memory location.
- Ib: Immediate data is encoded in the subsequent byte of the instruction.
- The next byte is the ModR/M byte ( C 1 H ). The reg field indicates that the first operand is XMM0. The mod shows that the R/M field specifies a register and the \(\mathrm{R} / \mathrm{M}\) indicates that the second operand is XMM1.
- The last byte is the immediate byte (08H).
- By this breakdown, it has been shown that this opcode represents the instruction: PALIGNR XMM0, XMM1, 8.

\section*{A.2.4.4 VEX Prefix Instructions}

Instructions that include a VEX prefix are organized relative to the 2-byte and 3-byte opcode maps, based on the VEX.mmmmm field encoding of implied 0F, 0F38H, OF3AH, respectively. Each entry in the opcode map of a VEX-encoded instruction is based on the value of the opcode byte, similar to non-VEX-encoded instructions.

A VEX prefix includes several bit fields that encode implied 66H, F2H, F3H prefix functionality (VEX.pp) and operand size/opcode information (VEX.L). See chapter 4 for details.

Opcode tables A2-A6 include both instructions with a VEX prefix and instructions without a VEX prefix. Many entries are only made once, but represent both the VEX and non-VEX forms of the instruction. If the VEX prefix is present all the operands are valid and the mnemonic is usually prefixed with a " \(v\) ". If the VEX prefix is not present
the VEX.vvvv operand is not available and the prefix " \(v\) " is dropped from the mnemonic.

A few instructions exist only in VEX form and these are marked with a superscript " \(v\) ".
Operand size of VEX prefix instructions can be determined by the operand type code. 128 -bit vectors are indicated by 'dq', 256-bit vectors are indicated by 'qq', and instructions with operands supporting either 128 or 256-bit, determined by VEX.L, are indicated by ' \(x\) '. For example, the entry "VMOVUPD \(V x, W x\) " indicates both VEX.L=0 and VEX.L=1 are supported.

\section*{A.2.5 Superscripts Utilized in Opcode Tables}

Table A-1 contains notes on particular encodings. These notes are indicated in the following opcode maps by superscripts. Gray cells indicate instruction groupings.

Table A-1. Superscripts Utilized in Opcode Tables
\begin{tabular}{|l|l|}
\hline \begin{tabular}{l} 
Superscript \\
Symbol
\end{tabular} & Meaning of Symbol \\
\hline 1A & \begin{tabular}{l} 
Bits 5, 4, and 3 of ModR/M byte used as an opcode extension (refer to Section \\
A.4, "Opcode Extensions For One-Byte And Two-byte Opcodes").
\end{tabular} \\
\hline 1B & \begin{tabular}{l} 
Use the OFOB opcode (UD2 instruction) or the OFB9H opcode when deliberately \\
trying to generate an invalid opcode exception (\#UD).
\end{tabular} \\
\hline 1C & \begin{tabular}{l} 
Some instructions use the same two-byte opcode. If the instruction has \\
variations, or the opcode represents different instructions, the ModR/M byte \\
will be used to differentiate the instruction. For the value of the ModR/M byte \\
needed to decode the instruction, see Table A-6.
\end{tabular} \\
\hline i64 & \begin{tabular}{l} 
The instruction is invalid or not encodable in 64-bit mode. 40 through 4F (single- \\
byte INC and DEC) are REX prefix combinations when in 64-bit mode (use FE/FF \\
Grp 4 and 5 for INC and DEC).
\end{tabular} \\
\hline 064 & Instruction is only available when in 64-bit mode. \\
\hline d64 & \begin{tabular}{l} 
When in 64-bit mode, instruction defaults to 64-bit operand size and cannot \\
encode 32-bit operand size.
\end{tabular} \\
\hline f64 & \begin{tabular}{l} 
The operand size is forced to a 64-bit operand size when in 64-bit mode \\
(prefixes that change operand size are ignored for this instruction in 64-bit \\
mode).
\end{tabular} \\
\hline v & VEX form only exists. There is no legacy SSE form of the instruction. \\
\hline v1 & \begin{tabular}{l} 
VEX128 \& SSE forms only exist (no VEX256), when can't be inferred from the \\
data size.
\end{tabular} \\
\hline
\end{tabular}

\section*{A. 3 ONE, TWO, AND THREE-BYTE OPCODE MAPS}

See Table A-2 through Table A-5 below. The tables are multiple page presentations. Rows and columns with sequential relationships are placed on facing pages to make look-up tasks easier. Note that table footnotes are not presented on each page. Table footnotes for each table are presented on the last page of the table.

Table A-2. One-byte Opcode Map: ( \(00 \mathrm{H}-\mathrm{F} 7 \mathrm{H}\) ) *


Table A-2. One-byte Opcode Map: (08H — FFH) *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 8 & 9 & A & B & C & D & E & \multirow[t]{3}{*}{\begin{tabular}{c} 
F \\
\begin{tabular}{c} 
2-byte \\
escape \\
(Table A-3)
\end{tabular} \\
\hline
\end{tabular}} \\
\hline \multirow[t]{2}{*}{0} & \multicolumn{6}{|c|}{OR} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { PUSH } \\
& \text { CSS }
\end{aligned}
\]} & \\
\hline & \(\mathrm{Eb}, \mathrm{Gb}\) & Ev, Gv & Gb, Eb & Gv, Ev & AL, lb & rAX, Iz & & \\
\hline \multirow[t]{2}{*}{1} & \multirow[b]{2}{*}{\(\mathrm{Eb}, \mathrm{Gb}\)} & \multicolumn{3}{|c|}{SBB} & & & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \text { PUSH } \\
& \text { DSS }
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \mathrm{POP}_{2} \\
& \mathrm{DS}^{164}
\end{aligned}
\]} \\
\hline & & Ev, Gv & Gb, Eb & \(\mathrm{Gv}, \mathrm{Ev}\) & AL, lb & rAX, Iz & & \\
\hline \multirow[t]{2}{*}{2} & \multirow[b]{2}{*}{Eb, Gb} & \multirow[b]{2}{*}{\(\mathrm{Ev}, \mathrm{Gv}\)} & \multicolumn{2}{|c|}{SUB} & & & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \text { SEG=CS } \\
& \text { (Prefix) }
\end{aligned}
\]} & \multirow[t]{2}{*}{DAS \({ }^{164}\)} \\
\hline & & & Gb, Eb & Gv, Ev & AL, lb & rAX, Iz & & \\
\hline \multirow[t]{2}{*}{3} & \multirow[b]{2}{*}{\(\mathrm{Eb}, \mathrm{Gb}\)} & \multirow[b]{2}{*}{Ev, Gv} & \multicolumn{2}{|c|}{CMP} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{AL, lb \(\quad\) rAX, Iz}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \text { SEG=DS } \\
& \text { (Prefix) }
\end{aligned}
\]} & \multirow[t]{2}{*}{\(\mathrm{AAS}^{164}\)} \\
\hline & & & Gb, Eb & Gv, Ev & & & & \\
\hline \multirow[t]{2}{*}{4} & \multicolumn{8}{|c|}{DEC \({ }^{\text {i64 }}\) general register / REX \({ }^{064}\) Prefixes} \\
\hline & \[
\begin{gathered}
\text { eAX } \\
\text { REX.W }
\end{gathered}
\] & \[
\begin{gathered}
\text { eCX } \\
\text { REX.WB }
\end{gathered}
\] & \[
\begin{gathered}
\text { eDX } \\
\text { REX.WX }
\end{gathered}
\] & \[
\begin{gathered}
\text { eBX } \\
\text { REX.WXB }
\end{gathered}
\] & \[
\begin{gathered}
\text { eSP } \\
\text { REX.WR }
\end{gathered}
\] & \[
\begin{aligned}
& \text { eBP } \\
& \text { REX.WRB }
\end{aligned}
\] & \[
\begin{gathered}
\text { eSI } \\
\text { REX.WRX }
\end{gathered}
\] & eDI REX.WRXB \\
\hline \multirow[t]{2}{*}{5} & \multicolumn{8}{|l|}{POP \({ }^{\text {d64 }}\) into general register} \\
\hline & rAX/r8 & rCX/r9 & rDX/r10 & \(\mathrm{rBX} / \mathrm{r} 11\) & rSP/r12 & rBP/r13 & rSI/r14 & rDI/r15 \\
\hline 6 & \[
\begin{gathered}
\text { PUSH }{ }_{\text {d } 64}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{IMUL} \\
\mathrm{Gv}, \mathrm{Ev}, \mathrm{Iz}
\end{gathered}
\] & \[
\underset{\mathrm{lb}}{\mathrm{PUSH}^{\mathrm{d} 64}}
\] & \begin{tabular}{l}
IMUL \\
\(\mathrm{Gv}, \mathrm{Ev}, \mathrm{Ib}\)
\end{tabular} & \[
\begin{gathered}
\hline \text { INS/ } \\
\text { INSB } \\
\text { Yb, DX }
\end{gathered}
\] & INS/ INSW/ INSD Yz, DX & OUTS/ OUTSB DX, Xb & OUTS/ OUTSW/ OUTSD DX, Xz \\
\hline \multirow[t]{2}{*}{7} & \multicolumn{8}{|c|}{Jcc \({ }^{\text {f64 }}\), Jb- Short displacement jump on condition} \\
\hline & S & NS & P/PE & NP/PO & L/NGE & NL/GE & LE/NG & NLE/G \\
\hline \multirow[t]{2}{*}{8} & \multirow[b]{2}{*}{Eb, Gb} & \multicolumn{2}{|c|}{MOV} & & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{MOV} \\
\mathrm{Ev}, \mathrm{Sw}
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { LEA } \\
& \mathrm{Gv}, \mathrm{M}
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{MOV} \\
\mathrm{Sw}, \mathrm{Ew}
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{Grp} 1 \mathrm{~A}^{1 \mathrm{~A}} \\
& \text { POP }^{\mathrm{d} 64} \mathrm{Ev}
\end{aligned}
\]} \\
\hline & & Ev, Gv & Gb, Eb & Gv, Ev & & & & \\
\hline 9 & CBW/ CWDE CDQE & \[
\begin{aligned}
& \hline \text { CWD/ } \\
& \text { CDQ/ } \\
& \text { CQO }
\end{aligned}
\] & \[
\begin{gathered}
\text { CALLFi }{ }^{i 64} \\
\mathrm{Ap}
\end{gathered}
\] & FWAIT/ WAIT & \[
\begin{gathered}
\text { PUSHF/D/Q } \\
\text { d64 } / \\
\text { Fv }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { POPF/D/Q } \\
\text { d64/ } \\
\text { Fv }
\end{gathered}
\] & SAHF & LAHF \\
\hline \multirow[t]{2}{*}{A} & \multicolumn{2}{|c|}{TEST} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \text { STOS/B } \\
& \text { Yb, AL }
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { STOS/W/D/Q } \\
& \mathrm{Yv}, \mathrm{rAX}
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{LODS} / \mathrm{B} \\
\mathrm{AL}, \mathrm{Xb}
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { LODS/W/D/Q } \\
\mathrm{rAX}, \mathrm{Xv}
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { SCAS/B } \\
& \text { AL, Yb }
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { SCAS/W/D/Q } \\
\mathrm{rAX}, \mathrm{Xv}
\end{gathered}
\]} \\
\hline & AL, lb & rAX, Iz & & & & & & \\
\hline \multirow[t]{2}{*}{B} & \multicolumn{8}{|c|}{MOV immediate word or double into word, double, or quad register} \\
\hline & rAX/r8, Iv & \multirow[t]{2}{*}{\[
\frac{\mathrm{rCX} / \mathrm{r} 9, \mathrm{Iv}}{\mathrm{LEAVE}^{\mathrm{d} 64}}
\]} & rDX/r10, lv & rBX/r11, Iv & rSP/r12, Iv & rBP/r13, Iv & rSI/r14, Iv & rDI/r15, Iv \\
\hline C & \begin{tabular}{l}
ENTER \\
Iw, Ib
\end{tabular} & & \[
\begin{gathered}
\text { RETF } \\
\text { Iw }
\end{gathered}
\] & RETF & INT 3 & \[
\begin{aligned}
& \text { INT } \\
& \text { lb }
\end{aligned}
\] & INTO \({ }^{\text {i } 64}\) & IRET/D/Q \\
\hline D & \multicolumn{8}{|c|}{ESC (Escape to coprocessor instruction set)} \\
\hline \multirow[t]{2}{*}{E} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{CALL}^{\mathrm{f64}} \\
\mathrm{Jz}
\end{gathered}
\]} & \multicolumn{3}{|c|}{JMP} & \multicolumn{2}{|c|}{IN} & \multicolumn{2}{|c|}{OUT} \\
\hline & & \[
\begin{gathered}
\text { nearf64 } \\
\mathrm{Jz}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{far}^{i 64} \\
\mathrm{Ap}
\end{gathered}
\] & \[
\begin{gathered}
\text { short }^{\text {f64 }} \\
\text { Jb }
\end{gathered}
\] & AL, DX & eAX, DX & DX, AL & DX, eAX \\
\hline F & CLC & STC & CLI & STI & CLD & STD & \[
\begin{gathered}
\mathrm{INC/DEC} \\
\text { Grp } 4^{1 \mathrm{~A}}
\end{gathered}
\] & INC/DEC Grp \(5^{1 \mathrm{~A}}\) \\
\hline
\end{tabular}

\section*{NOTES:}
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-3. Two-byte Opcode Map: 00H - 77H (First Byte is OFH) *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & pfx & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline 0 & & Grp 6 \({ }^{1 / 4}\) & \(\operatorname{Grp} 7^{1 / \mathrm{A}}\) & \[
\begin{gathered}
\text { LAR } \\
\text { Gv, Ew }
\end{gathered}
\] & \[
\begin{gathered}
\text { LSL } \\
\mathrm{Gv}, \mathrm{Ew}
\end{gathered}
\] & & SYSCALL \({ }^{064}\) & CLTS & SYSRET \({ }^{064}\) \\
\hline \multirow{4}{*}{1} & & vmovups & vmovups & vmovips \(\mathrm{Vq}, \mathrm{Hq}, \mathrm{Mq}\) vmovhlps \(\mathrm{Vq}, \mathrm{Hq}, \mathrm{Uq}\) & vmovips \(\mathrm{Mq}, \mathrm{Vq}\) & \[
\begin{aligned}
& \text { vunpcklps } \\
& \text { Vps, Wq } \\
& \text { Vx, Hx, Wx }
\end{aligned}
\] & \[
\begin{aligned}
& \text { vunpckhps } \\
& \text { Vps, Wq } \\
& \text { Vx, Hx, Wx }
\end{aligned}
\] & \begin{tabular}{l}
vmovhps \({ }^{\text {v/ }}\) \\
Vdq, Hq, Mq vmovlhps \(\mathrm{Vdq}, \mathrm{Hq}, \mathrm{Uq}\)
\end{tabular} & vmovhps \({ }^{\text {v1 }}\) \(\mathrm{Mq}, \mathrm{Vq}\) \\
\hline & 66 & vmovupd & vmovupd Wpd,Vpd & vmovipd \(\mathrm{Vq}, \mathrm{Hq}, \mathrm{Mq}\) & vmovipd \(\mathrm{Mq}, \mathrm{Vq}\) & vunpcklpdVx,Hx, Wx & vunpckhpd \(\mathrm{Vx}, \mathrm{Hx}, \mathrm{Wx}\) & vmovhpd \({ }^{\text {v1 }}\) Vdq, Hq, Mq & \[
\begin{gathered}
\mathrm{vmovhpd}^{\mathrm{v} 1} \\
\mathrm{Mq}, \mathrm{Vq}
\end{gathered}
\] \\
\hline & F3 & \begin{tabular}{l}
vmovss Vss, Wss \\
Vss, Hss, Uss
\end{tabular} & vmovss Wss, Vss Uss, Hss, Vss & vmovsidup Vx, Wx & & & & vmovshdup Vx, Wx & \\
\hline & F2 & vmovsd Vsd, Wsd Usd, Hsd, Vsd & vmovsd Vsd, Wsd Usd, Hsd, Vsd & vmovddup Vx, Wx & & & & & \\
\hline 2 & 2 & MOV Rd, Cd & \begin{tabular}{l}
MOV \\
Rd, Dd
\end{tabular} & MOV Cd, Rd & MOV Dd, Rd & & & & \\
\hline 3 & 3 & WRMSR & RDTSC & RDMSR & RDPMC & SYSENTER & SYSEXIT & & GETSEC \\
\hline & & & & & MOVcc, (Gv, Ev) & ) - Conditional Mo & & & \\
\hline 4 & 4 & 0 & NO & B/C/NAE & AE/NB/NC & E/Z & NE/NZ & BE/NA & A/NBE \\
\hline \multirow{4}{*}{5} & & vmovmskps Gy, Ups & vsqrtps Vps, Wps & vrsqrtps Vps, Wps & vrcpps Vps, Wps & vandps Vps, Hps, Wps & vandnps Vps, Hps, Wps & vorps Vps, Hps, Wps & vxorps Vps, Hps, Wps \\
\hline & 66 & vmovmskpd Gy,Upd & vsqrtpd Vpd, Wpd & & & vandpd Vpd, Hpd, Wpd & vandnpd Vpd, Hpd, Wpd & vorpd Vpd, Hpd, Wpd & vxorpd Vpd, Hpd, Wpd \\
\hline & F3 & & vsqrtss Vss, Hss, Wss & vrsqrtss Vss, Hss, Wss & vrcpss Vss, Hss, Wss & & & & \\
\hline & F2 & & vsqrtsd Vsd, Hsd, Wsd & & & & & & \\
\hline \multirow{3}{*}{6} & & punpcklbw Pq, Qd & punpcklwd Pq, Qd & punpckldq Pq, Qd & packsswb Pq, Qq & pcmpgtb Pq, Qq & \[
\begin{aligned}
& \text { pcmpgtw } \\
& \text { Pq, Qq }
\end{aligned}
\] & pcmpgtd Pq, Qq & packuswb Pq, Qq \\
\hline & 66 & vpunpcklbw Vdq, Hdq, Wdq & vpunpcklwd Vdq, Hdq, Wdq & vpunpckldq Vdq, Hdq, Wdq & vpacksswb Vdq, Hdq,Wdq & vpcmpgtb Vdq, Hdq, Wdq & vpcmpgtw Vdq, Hdq, Wdq & vpcmpgtd Vdq, Hdq, Wdq & vpackuswb Vdq, Hdq, Wdq \\
\hline & F3 & & & & & & & & \\
\hline \multirow{4}{*}{7} & & \[
\begin{gathered}
\text { pshufw } \\
\text { Pq, Qq, lb }
\end{gathered}
\] & \multirow[t]{4}{*}{\(\left(\mathrm{Grp} 12^{1 \mathrm{~A}}\right)\)} & \multirow[t]{4}{*}{\(\left(\operatorname{Grp} 13^{1 \mathrm{~A}}\right)\)} & \multirow[t]{4}{*}{\(\left(\operatorname{Grp} 14^{1 / \mathrm{A}}\right)\)} & pcmpeqb Pq, Qq & pcmpeqw Pq, Qq & pcmpeqd Pq, Qq & emms vzeroupper \({ }{ }^{\vee}\) vzeroall \({ }^{\text {v }}\) \\
\hline & 66 & vpshufd Vdq,Wdq, lb & & & & vpcmpeqb Vdq, Hdq, Wdq & vpcmpeqw Vdq, Hdq, Wdq & vpcmpeqd Vdq, Hdq, Wdq & \\
\hline & F3 & vpshufhw Vdq,Wdq,Ib & & & & & & & \\
\hline & F2 & vpshuflw Vdq,Wdq, lb & & & & & & & \\
\hline
\end{tabular}

Table A-3. Two-byte Opcode Map: 08H — 7FH (First Byte is OFH) *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & pfx & 8 & 9 & A & B & C & D & E & F \\
\hline 0 & & INVD & WBINVD & & 2-byte Illegal Opcodes UD2 \({ }^{1 B}\) & & NOP Ev & & \\
\hline 1 & & \[
\begin{aligned}
& \text { Prefetch } \\
& \left(\text { Grp } 16^{1 \mathrm{~A}}\right)
\end{aligned}
\] & & & & & & & NOP Ev \\
\hline \multirow{4}{*}{2} & & vmovaps Vps, Wps & vmovaps Wps, Vps & \begin{tabular}{l}
cvtpi2ps \\
Vps, Qpi
\end{tabular} & vmovntps Mps, Vps & \[
\begin{aligned}
& \text { cvttps2pi } \\
& \text { Ppi, Wps }
\end{aligned}
\] & \[
\begin{aligned}
& \text { cvtps2pi } \\
& \text { Ppi, Wps }
\end{aligned}
\] & vucomiss Vss, Wss & vcomiss Vss, Wss \\
\hline & 66 & vmovapd Vpd, Wpd & \begin{tabular}{l}
vmovapd \\
Wpd,Vpd
\end{tabular} & \begin{tabular}{l}
cvtpi2pd \\
Vpd, Qpi
\end{tabular} & \begin{tabular}{l}
vmovntpd \\
Mpd, Vpd
\end{tabular} & cvttpd2pi Ppi, Wpd & cvtpd2pi Qpi, Wpd & \begin{tabular}{l}
vucomisd \\
Vsd, Wsd
\end{tabular} & vcomisd Vsd, Wsd \\
\hline & F3 & & & \[
\begin{aligned}
& \text { vcvtsi2ss } \\
& \text { Vss, Hss, Ey }
\end{aligned}
\] & & vcvttss2si Gy, Wss & vcvtss2si Gy, Wss & & \\
\hline & F2 & & & \[
\begin{gathered}
\text { vcvtsi2sd } \\
\text { Vsd, Hsd, Ey }
\end{gathered}
\] & & vcvttsd2si Gy, Wsd & vcvtsd2si Gy, Wsd & & \\
\hline 3 & 3 & 3-byte escape (Table A-4) & & 3-byte escape (Table A-5) & & & & & \\
\hline & & \multicolumn{8}{|c|}{CMOVcc(Gv, Ev) - Conditional Move} \\
\hline 4 & 4 & S & NS & P/PE & NP/PO & L/NGE & NL/GE & LE/NG & NLE/G \\
\hline \multirow{4}{*}{5} & & vaddps Vps, Hps, Wps & \begin{tabular}{|c|} 
vmulps \\
Vps, Hps, Wps
\end{tabular} & vcvtps2pd Vpd, Wps & vcvtdq2ps Vps, Wdq & \begin{tabular}{|c} 
vsubps \\
Vps, Hps, Wps
\end{tabular} & \begin{tabular}{|c|} 
vminps \\
Vps, Hps, Wps
\end{tabular} & vdivps Vps, Hps, Wps & vmaxps Vps, Hps, Wps \\
\hline & 66 & \begin{tabular}{l}
vaddpd \\
Vpd, Hpd, Wpd
\end{tabular} & \begin{tabular}{l}
vmulpd \\
Vpd, Hpd, Wpd
\end{tabular} & \begin{tabular}{l}
vcvtpd2ps \\
Vps, Wpd
\end{tabular} & \begin{tabular}{l}
vcvtps2dq \\
Vdq, Wps
\end{tabular} & \begin{tabular}{l}
vsubpd \\
Vpd, Hpd, Wpd
\end{tabular} & \begin{tabular}{l}
vminpd \\
Vpd, Hpd, Wpd
\end{tabular} & vdivpd Vpd, Hpd, Wpd & vmaxpd Vpd, Hpd, Wpd \\
\hline & F3 & vaddss Vss, Hss, Wss & \begin{tabular}{|c|} 
vmulss \\
Vss, Hss, Wss
\end{tabular} & \[
\begin{aligned}
& \text { vcvtss2sd } \\
& \text { Vsd, Hx, Wss }
\end{aligned}
\] & \begin{tabular}{l}
vcvttps2dq \\
Vdq, Wps
\end{tabular} & \begin{tabular}{|c} 
vsubss \\
Vss, Hss, Wss
\end{tabular} & \begin{tabular}{|c|} 
vminss \\
Vss, Hss, Wss
\end{tabular} & \begin{tabular}{|c} 
vdivss \\
Vss, Hss, Wss
\end{tabular} & \[
\begin{gathered}
\text { vmaxss } \\
\text { Vss, Hss, Wss }
\end{gathered}
\] \\
\hline & F2 & \begin{tabular}{l}
vaddsd \\
Vsd, Hsd, Wsd
\end{tabular} & \begin{tabular}{l}
vmulsd \\
Vsd, Hsd, Wsd
\end{tabular} & vcvtsd2ss Vss, Hx, Wsd & & vsubsd Vsd, Hsd, Wsd & \begin{tabular}{l}
vminsd \\
Vsd, Hsd, Wsd
\end{tabular} & vdivsd Vsd, Hsd, Wsd & \begin{tabular}{l}
vmaxsd \\
Vsd, Hsd, Wsd
\end{tabular} \\
\hline \multirow{3}{*}{6} & & \[
\begin{aligned}
& \text { punpckhbw } \\
& \text { Pq, Qd }
\end{aligned}
\] & punpckhwd Pq, Qd & \[
\begin{aligned}
& \hline \text { punpckhdq } \\
& \text { Pq, Qd }
\end{aligned}
\] & \[
\begin{gathered}
\hline \text { packssdw } \\
\text { Pq, Qd }
\end{gathered}
\] & & & movd/q Pd, Ey & \[
\begin{gathered}
\mathrm{movq} \\
\mathrm{Pq}, \mathrm{Qq}
\end{gathered}
\] \\
\hline & 66 & vpunpckhbw Vdq, Hdq, Wdq & vpunpckhwd Vdq, Hdq, Wdq & vpunpckhdq Vdq, Hdq, Wdq & vpackssdw Vdq, Hdq, Wdq & vpunpcklqdq Vdq, Hdq, Wdq & vpunpckhqdq Vdq, Hdq, Wdq & \[
\begin{aligned}
& \mathrm{vmovd} / \mathrm{q} \\
& \mathrm{Vy}, \mathrm{Ey}
\end{aligned}
\] & vmovdqaVx, Wx \\
\hline & F3 & & & & & & & & \[
\begin{aligned}
& \text { vmovdqu } \\
& \mathrm{Vx}, \mathrm{Wx}
\end{aligned}
\] \\
\hline \multirow{4}{*}{7} & & \[
\begin{gathered}
\text { VMREAD } \\
\text { Ey, Gy }
\end{gathered}
\] & VMWRITE Gy, Ey & & & & & movd/q Ey, Pd & \[
\begin{gathered}
\mathrm{movq} \\
\mathrm{Qq}, \mathrm{Pq}
\end{gathered}
\] \\
\hline & 66 & & & & & \begin{tabular}{l}
vhaddpd \\
Vpd, Hpd, Wpd
\end{tabular} & \begin{tabular}{l}
vhsubpd \\
Vpd, Hpd, Wpd
\end{tabular} & vmovd/q Ey, Vy & vmovdqa Wx,Vx \\
\hline & F3 & & & & & & & vmovq \(\mathrm{Vq}, \mathrm{Wq}\) & vmovdqu \(\mathrm{Wx}, \mathrm{Vx}\) \\
\hline & F2 & & & & & vhaddps Vps, Hps, Wps & vhsubps Vps, Hps, Wps & & \\
\hline
\end{tabular}

Table A-3. Two-byte Opcode Map: 80H - F7H (First Byte is OFH) *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & pfx & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline 8 & & \multicolumn{8}{|c|}{\(\mathrm{Jcc}^{\text {f64 }}\), Jz - Long-displacement jump on condition} \\
\hline 9 & & 0 & NO & B/C/NAE & SETcc, Eb - Byte
AE/NB/NC & Set on condition
E/Z & NE/NZ & BE/NA & A/NBE \\
\hline A & & \[
\begin{gathered}
\mathrm{PUSH}^{\mathrm{d} 64} \\
\mathrm{FS}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{POP}^{\mathrm{d} 64} \\
\text { FS }
\end{gathered}
\] & CPUID & \[
\begin{gathered}
\mathrm{BT} \\
\mathrm{Ev}, \mathrm{Gv}
\end{gathered}
\] & \[
\begin{gathered}
\text { SHLD } \\
\mathrm{Ev}, \mathrm{Gv}, \mathrm{lb}
\end{gathered}
\] & \[
\begin{gathered}
\text { SHLD } \\
\mathrm{Ev}, \mathrm{Gv}, \mathrm{CL}
\end{gathered}
\] & & \\
\hline B & & CMPXCHG & \[
\begin{aligned}
& \mathrm{Ev}, \mathrm{Gv}
\end{aligned}
\] & \[
\begin{gathered}
\text { LSS } \\
\mathrm{Gv}, \mathrm{Mp}
\end{gathered}
\] & \[
\begin{gathered}
\text { BTR } \\
\mathrm{Ev}, \mathrm{Gv}
\end{gathered}
\] & \[
\begin{aligned}
& \text { LFS } \\
& \mathrm{Gv}, \mathrm{Mp}
\end{aligned}
\] & \begin{tabular}{l}
LGS \\
Gv, Mp
\end{tabular} & \[
\mathrm{Mv}, \mathrm{~Eb}
\] & \[
\begin{aligned}
& \text { VZX } \\
& \text { Gv, Ew }
\end{aligned}
\] \\
\hline \multirow{4}{*}{C} & & \begin{tabular}{l}
XADD \\
Eb, Gb
\end{tabular} & \begin{tabular}{l}
XADD \\
\(\mathrm{Ev}, \mathrm{Gv}\)
\end{tabular} & vcmpps Vps,Hps,Wps,lb & \begin{tabular}{l}
movnti \\
My, Gy
\end{tabular} & \begin{tabular}{l}
pinsrw \\
Pq,Ry/Mw,lb
\end{tabular} & pextrw Gd, Nq, lb & vshufps Vps,Hps,Wps,lb & \multirow[t]{4}{*}{Grp 91/} \\
\hline & 66 & & & vcmppd Vpd,Hpd,Wpd,lb & & vpinsrw Vdq,Hdq,Ry/Mw,lb & vpextrw Gd, Udq, lb & vshufpd Vpd,Hpd,Wpd,lb & \\
\hline & F3 & & & vcmpss Vss,Hss,Wss,lb & & & & & \\
\hline & F2 & & & vcmpsd Vsd,Hsd,Wsd,lb & & & & & \\
\hline \multirow{4}{*}{D} & & & \[
\begin{gathered}
\text { psrlw } \\
\text { Pq, Qq }
\end{gathered}
\] & \[
\begin{gathered}
\text { psrld } \\
\text { Pq, Qq }
\end{gathered}
\] & \[
\begin{gathered}
\text { psrlq } \\
\mathrm{Pq}, \mathrm{Qq}
\end{gathered}
\] & \[
\begin{gathered}
\text { paddq } \\
\text { Pq, Qq }
\end{gathered}
\] & \[
\begin{aligned}
& \text { pmullw } \\
& \text { Pq, Qq }
\end{aligned}
\] & & pmovmskb Gd, Nq \\
\hline & 66 & vaddsubpd Vpd, Hpd, Wpd & vpsrlw Vdq, Hdq, Wdq & vpsrld Vdq, Hdq, Wdq & vpsrlq Vdq, Hdq, Wdq & vpaddq Vdq, Hdq, Wdq & vpmullw Vdq, Hdq, Wdq & vmovq Wq, Vq & vpmovmskb Gd, Udq \\
\hline & F3 & & & & & & & \[
\begin{aligned}
& \text { movq2dq } \\
& \mathrm{Vdq}, \mathrm{Nq}
\end{aligned}
\] & \\
\hline & F2 & vaddsubps Vps, Hps, Wps & & & & & & \[
\begin{gathered}
\text { movdq2q } \\
\text { Pq, Uq }
\end{gathered}
\] & \\
\hline \multirow{4}{*}{E} & & \begin{tabular}{l}
pavgb \\
Pq, Qq
\end{tabular} & \[
\begin{gathered}
\text { psraw } \\
\text { Pq, Qq }
\end{gathered}
\] & \begin{tabular}{l}
psrad \\
Pq, Qq
\end{tabular} & pavgw
\[
\mathrm{Pq}, \mathrm{Qq}
\] & \[
\begin{aligned}
& \text { pmulhuw } \\
& \text { Pq, Qq }
\end{aligned}
\] & pmulhw
Pq, Qq & & movntq \(\mathrm{Mq}, \mathrm{Pq}\) \\
\hline & 66 & \begin{tabular}{l}
vpavgb \\
Vdq, Hdq, Wdq
\end{tabular} & vpsraw Vdq, Hdq, Wdq & vpsrad Vdq, Hdq, Wdq & vpavgw Vdq, Hdq, Wdq & vpmulhuw Vdq, Hdq, Wdq & vpmulhw Vdq, Hdq, Wdq & vcvttpd2dq Vx, Wpd & \[
\begin{aligned}
& \text { vmovntdqMx, } \\
& \text { Vx }
\end{aligned}
\] \\
\hline & F3 & & & & & & & vcvtdq2pd Vx, Wpd & \\
\hline & F2 & & & & & & & vcvtpd2dqVx, Wpd & \\
\hline \multirow{3}{*}{F} & & & \[
\begin{gathered}
\text { psllw } \\
\mathrm{Pq}, \mathrm{Qq}
\end{gathered}
\] & \[
\begin{gathered}
\text { pslld } \\
\mathrm{Pq}, \mathrm{Qq}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{psillq} \\
\mathrm{Pq}, \mathrm{Qq}
\end{gathered}
\] & pmuludq Pq, Qq & pmaddwd Pq, Qq & \[
\begin{aligned}
& \text { psadbw } \\
& \text { Pq, Qq }
\end{aligned}
\] & maskmovq Pq, Nq \\
\hline & 66 & & vpsilw Vdq, Hdq, Wdq & vpslld Vdq, Hdq, Wdq & vpsllq Vdq, Hdq, Wdq & vpmuludq Vdq, Hdq, Wdq & vpmaddwd Vdq, Hdq, Wdq & vpsadbw Vdq, Hdq, Wdq & vmaskmovdqu Vdq, Udq \\
\hline & F2 & viddquVx, Mx & & & & & & & \\
\hline
\end{tabular}

Table A-3. Two-byte Opcode Map: 88H - FFH (First Byte is OFH) *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & pfx & 8 & 9 & A & B & C & D & E & F \\
\hline 8 & & & & \(\mathrm{Jcc}^{\text {f64 }}\), J & Jz - Long-displac & cement jump on c & condition & & \\
\hline 8 & & S & NS & P/PE & NP/PO & L/NGE & NL/GE & LE/NG & NLE/G \\
\hline \multirow[b]{2}{*}{9} & & \multicolumn{8}{|c|}{SETcc, Eb - Byte Set on condition} \\
\hline & & s & NS & P/PE & NP/PO & L/NGE & NL/GE & LE/NG & NLE/G \\
\hline A & & \[
\begin{gathered}
\hline \mathrm{PUSH}^{\mathrm{d} 64} \\
\text { GS }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { POP }^{\mathrm{d} 64} \\
\text { GS }
\end{gathered}
\] & RSM & \[
\begin{aligned}
& \text { BTS } \\
& \text { Ev. Gv }
\end{aligned}
\] & \[
\begin{gathered}
\text { SHRD } \\
\mathrm{Ev}, \mathrm{Gv}, \mathrm{lb}
\end{gathered}
\] & \[
\begin{gathered}
\begin{array}{c}
\text { SHRD } \\
\mathrm{Ev}, \mathrm{Gv}, \mathrm{CL}
\end{array}
\end{gathered}
\] & \(\left(\operatorname{Grp~15}{ }^{1 \mathrm{~A}}\right)^{1 \mathrm{C}}\) & \[
\begin{aligned}
& \text { IMUL } \\
& \mathrm{Gv}, \mathrm{Ev}
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{B} & & \begin{tabular}{c} 
JMPE \\
\begin{tabular}{c} 
(reserved for \\
emulator on IPF)
\end{tabular} \\
\hline POPN
\end{tabular} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Grp 101A } \\
& \text { Invalid } \\
& \text { Opcode }^{1 \mathrm{~B}}
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline \mathrm{Grp} 8^{1 \mathrm{~A}} \\
\mathrm{Ev}, \mathrm{lb}
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline \mathrm{BTC} \\
\mathrm{Ev}, \mathrm{Gv}
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { BSF } \\
\mathrm{Gv}, \mathrm{Ev}
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{BSR} \\
\mathrm{Gv}, \mathrm{Ev}
\end{gathered}
\]} & \multirow[t]{2}{*}{Gv, Eb} & VSX Gv, Ew \\
\hline & F3 & \[
\underset{\mathrm{Ev}}{\text { POPCNT Gv, }}
\] & & & & & & & \\
\hline & & \multicolumn{8}{|c|}{BSWAP} \\
\hline & & RAX/EAX/ R8/R8D & \[
\begin{aligned}
& \text { RCX/ECX/ } \\
& \text { R9/R9D }
\end{aligned}
\] & \begin{tabular}{l}
RDX/EDX/ \\
R10/R10D
\end{tabular} & \begin{tabular}{l}
RBX/EBX/ \\
R11/R11D
\end{tabular} & \begin{tabular}{l}
RSP/ESP/ \\
R12/R12D
\end{tabular} & \begin{tabular}{l}
RBP/EBP/ \\
R13/R13D
\end{tabular} & \[
\begin{gathered}
\text { RSI/ESI// } \\
\text { R14/R14D }
\end{gathered}
\] & \begin{tabular}{l}
RDI/EDI/ \\
R15/R15D
\end{tabular} \\
\hline C & & & & & & & & & \\
\hline \multirow{4}{*}{D} & & \[
\begin{aligned}
& \hline \text { psubusb } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { psubusw } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { pminub } \\
& \mathrm{Pq}, \mathrm{Qq}
\end{aligned}
\] & \[
\begin{gathered}
\hline \text { pand } \\
\mathrm{Pq}, \mathrm{Qq}
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { paddusb } \\
\text { Pq, Qq }
\end{gathered}
\] & \[
\begin{aligned}
& \hline \text { paddusw } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \text { pmaxub } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { pandn } \\
& \mathrm{Pq}, \mathrm{Qq}
\end{aligned}
\] \\
\hline & 66 & vpsubusb Vdq, Hdq, Wdq & vpsubusw Vdq, Hdq, Wdq & vpminub Vdq, Hdq, Wdq & \begin{tabular}{l}
vpand \\
Vdq, Hdq, Wdq
\end{tabular} & vpaddusb Vdq, Hdq, Wdq & vpaddusw Vdq, Hdq, Wdq & vpmaxub Vdq, Hdq, Wdq & \begin{tabular}{l}
vpandn \\
Vdq, Hdq, Wdq
\end{tabular} \\
\hline & F3 & & & & & & & & \\
\hline & F2 & & & & & & & & \\
\hline \multirow{4}{*}{E} & & \[
\begin{aligned}
& \hline \text { psubsb } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { psubsw } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { pminsw } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{gathered}
\text { por } \\
\mathrm{Pq}, \mathrm{Qq}
\end{gathered}
\] & \[
\begin{aligned}
& \hline \text { paddsb } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \text { paddsw } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { pmaxsw } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{gathered}
\text { pxor } \\
\text { Pq, Qq }
\end{gathered}
\] \\
\hline & 66 & vpsubsb Vdq, Hdq, Wdq & vpsubsw
Vdq, Hdq, Wdq & \[
\begin{array}{|c|}
\hline \text { vpminsw } \\
\text { Vdq, Hdq, Wdq }
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { vpor } \\
\text { Vdq, Hdq, Wdq }
\end{array}
\] & \begin{tabular}{|c|}
\hline vpaddsb \\
Vdq, Hdq, Wdq
\end{tabular} & \[
\begin{gathered}
\text { vpaddsw } \\
\text { Vdq, Hdq, Wdq }
\end{gathered}
\] & vpmaxsw
Vdq, Hdq, Wdq & \begin{tabular}{l}
vpxor \\
Vdq, Hdq, Wdq
\end{tabular} \\
\hline & F3 & & & & & & & & \\
\hline & F2 & & & & & & & & \\
\hline \multirow{3}{*}{F} & & \[
\begin{gathered}
\hline \text { psubb } \\
\text { Pq, Qq }
\end{gathered}
\] & \[
\begin{aligned}
& \text { psubw } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { psubd } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{gathered}
\hline \text { psubq } \\
\text { Pq, Qq }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { paddb } \\
\mathrm{Pq}, \mathrm{Qq}
\end{gathered}
\] & \[
\begin{aligned}
& \hline \text { paddw } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { paddd } \\
& \mathrm{Pq}, \mathrm{Qq}
\end{aligned}
\] & \\
\hline & 66 & vpsubb Vdq, Hdq, Wdq & vpsubw Vdq, Hdq, Wdq & vpsubd Vdq, Hdq, Wdq & \begin{tabular}{l}
vpsubq \\
Vdq, Hdq, Wdq
\end{tabular} & vpaddb Vdq, Hdq, Wdq & vpaddw Vdq, Hdq, Wdq & vpaddd Vdq, Hdq, Wdq & \\
\hline & F2 & & & & & & & & \\
\hline
\end{tabular}

\section*{NOTES:}
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-4. Three-byte Opcode Map: 00H — F7H (First Two Bytes are 0F 38H) *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & pfx & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \multirow{2}{*}{0} & & \[
\begin{aligned}
& \text { pshufb } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \text { phaddw } \\
& \text { Pq, Qq }
\end{aligned}
\] & phaddd
\[
\mathrm{Pq}, \mathrm{Qq}
\] & phaddsw
\[
\mathrm{Pq}, \mathrm{Qq}
\] & \begin{tabular}{l}
pmaddubsw \\
Pq, Qq
\end{tabular} & \[
\begin{aligned}
& \text { phsubw } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \text { phsubd } \\
& \text { Pq, Qq }
\end{aligned}
\] & phsubsw
Pq, Qq \\
\hline & 66 & vpshufb Vdq, Hdq, Wdq & vphaddw Vdq, Hdq, Wdq & vphaddd Vdq, Hdq, Wdq & vphaddsw Vdq, Hdq, Wdq & vpmaddubsw Vdq, Hdq, Wdq & vphsubw Vdq, Hdq, Wdq & vphsubd Vdq, Hdq, Wdq & vphsubsw Vdq, Hdq, Wdq \\
\hline 1 & 66 & pblendvb Vdq, Wdq & & & vcutph2ps \({ }^{\text {v }}\) Vx, Wx, Ib & blendvps Vdq, Wdq & blendvpd Vdq, Wdq & & vptestVx, Wx \\
\hline 2 & 66 & \[
\begin{gathered}
\hline \text { vpmovsxbw } \\
\text { Vdq, Udq/Mq } \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { vpmovsxbd } \\
\text { Vdq, Udq/Md } \\
\hline
\end{gathered}
\] & vpmovsxbq \(\mathrm{Vdq}, \mathrm{Udq} / \mathrm{Mw}\) & vpmovsxwd Vdq, Udq/Mq & vpmovsxwq Vdq, Udq/Md & vpmovsxdq Vdq, Udq/Mq & & \\
\hline 3 & 66 & vpmovzxbw Vdq, Udq/Mq & \[
\begin{gathered}
\text { vpmovzxbd } \\
\text { Vdq, Udq/Md }
\end{gathered}
\] & vpmovzxbq Vdq, Udq/Mw & vpmovzxwd Vdq, Udq/Mq & vpmovzxwa Vdq, Udq/Md & vpmovzxdq Vdq, Udq/Mq & & vpcmpgtq Vdq, Hdq, Wdq \\
\hline 4 & 66 & vpmulld Vdq, Hdq, Wdq & vphminposuw
Vdq, Wdq & & & & & & \\
\hline 5 & & & & & & & & & \\
\hline 6 & & & & & & & & & \\
\hline & & & & & & & & & \\
\hline 8 & 66 & INVEPT Gy, Mdq & INVVPID Gy, Mdq & & & & & & \\
\hline & & & & & & & & & \\
\hline A & & & & & & & & & \\
\hline B & & & & & & & & & \\
\hline c & & & & & & & & & \\
\hline D & & & & & & & & & \\
\hline E & & & & & & & & & \\
\hline \multirow{5}{*}{F} & & \[
\begin{aligned}
& \text { MOVBE } \\
& \text { Gy, My }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOVBE } \\
& \text { My, Gy }
\end{aligned}
\] & & & & & & \\
\hline & 66 & MOVBE Gw, Mw & MOVBE Mw, Gw & & & & & & \\
\hline & F3 & & & & & & & & \\
\hline & F2 & \[
\begin{aligned}
& \text { CRC32 } \\
& \text { Gd, Eb }
\end{aligned}
\] & \[
\begin{aligned}
& \text { CRC32 } \\
& \text { Gd, Ey }
\end{aligned}
\] & & & & & & \\
\hline & \[
\begin{gathered}
668 \\
52 \\
72
\end{gathered}
\] & \[
\begin{aligned}
& \text { CRC32 } \\
& \text { Gd, Eb }
\end{aligned}
\] & \[
\begin{aligned}
& \text { CRC32 } \\
& \text { Gd, Ew }
\end{aligned}
\] & & & & & & \\
\hline
\end{tabular}

Table A-4. Three-byte Opcode Map: 08H — FFH (First Two Bytes are OF 38H) *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & pfx & 8 & 9 & A & B & C & D & E & F \\
\hline & & \[
\begin{aligned}
& \text { psignb } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \text { psignw } \\
& \text { Pq, Qq }
\end{aligned}
\] & \[
\begin{aligned}
& \text { psignd } \\
& \text { Pq, Qq }
\end{aligned}
\] & pmulhrsw Pq, Qq & & & & \\
\hline & 66 & \begin{tabular}{l}
vpsignb \\
Vdq, Hdq, Wdq
\end{tabular} & \begin{tabular}{l}
vpsignw \\
Vdq, Hdq, Wdq
\end{tabular} & \begin{tabular}{l}
vpsignd \\
Vdq, Hdq, Wdq
\end{tabular} & vpmulhrsw Vdq Hdq, Wdq & vpermilps \({ }^{\text { }}\) \(\mathrm{Vx}, \mathrm{Hx}, \mathrm{Wx}\) & \[
\begin{aligned}
& \text { vpermilpd }{ }^{\mathrm{V}} \\
& \mathrm{Vx}, \mathrm{Hx}, \mathrm{Wx}
\end{aligned}
\] & \[
\begin{aligned}
& \text { vtestps }{ }^{\text {v }} \\
& \mathrm{Vx}, \mathrm{Wx}
\end{aligned}
\] & \[
\begin{aligned}
& \text { vtestpd }^{\text {v }} \\
& \mathrm{V}_{\mathrm{x}}, \mathrm{~W}_{\mathrm{x}}
\end{aligned}
\] \\
\hline 1 & & & & & & \[
\begin{gathered}
\hline \text { pabsb } \\
\text { Pq, Qq } \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \text { pabsw } \\
& \text { Pq, Qq } \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
pabsd \\
Pq, Qq
\end{tabular} & \\
\hline 1 & 66 & \[
\begin{gathered}
\text { vbroadcastss }^{\vee} \\
\mathrm{Vx}, \mathrm{Md}
\end{gathered}
\] & \[
\begin{gathered}
\text { vbroadcastsd}^{\text {V }} \\
\text { Vqq, Mq }
\end{gathered}
\] & \begin{tabular}{l}
vbroadcastf128 \\
\({ }^{\vee}\) Vqq, Mdq
\end{tabular} & & \begin{tabular}{l}
vpabsb \\
Vdq, Wdq
\end{tabular} & \begin{tabular}{l}
vpabsw \\
Vdq, Wdq
\end{tabular} & \begin{tabular}{l}
vpabsd \\
Vdq, Wdq
\end{tabular} & \\
\hline 2 & 66 & vpmuldq Vdq, Hdq, Wdq & vpcmpeqq Vdq Hdq, Wdq & vmovntdqa Vdq, Mdq & vpackusdw Vdq, Hdq, Wdq & vmaskmovps \({ }^{\vee}\)
\(\mathrm{Vx}, \mathrm{Hx}, \mathrm{Mx}\) & vmaskmovpd \(^{\vee}\) \(\mathrm{Vx}, \mathrm{Hx}, \mathrm{Mx}\) & vmaskmovps \(^{\text {® }}\) \(\mathrm{Mx}, \mathrm{Hx}, \mathrm{Vx}\) & vmaskmovpd \({ }^{\text {v }}\) \(\mathrm{Mx}, \mathrm{Hx}, \mathrm{Vx}\) \\
\hline 3 & 66 & \[
\begin{array}{|c|}
\text { vpminsb } \\
\text { Vdq, } \mathrm{Hdq}, \mathrm{Wdq} \\
\hline
\end{array}
\] & vpminsd Vdq, Hdq, Wdq & vpminuw Vdq, Hdq, Wdq & vpminud Vdq, Hdq, Wdq & vpmaxsb Vdq, Hdq, Wdq & vpmaxsd
Vdq, Hdq, Wdq & vpmaxuw
Vdq, Hdq, Wdq & vpmaxud
Vdq, Hdq, Wdq \\
\hline 4 & & & & & & & & & \\
\hline 5 & & & & & & & & & \\
\hline 6 & & & & & & & & & \\
\hline 7 & & & & & & & & & \\
\hline 8 & & & & & & & & & \\
\hline 9 & & & & & & & & & \\
\hline A & & & & & & & & & \\
\hline B & & & & & & & & & \\
\hline C & & & & & & & & & \\
\hline D & 66 & & & & VAESIMC Vdq, Wdq & VAESENC Vdq,Hdq,Wdq & VAESENCLAST Vdq,Hdq,Wdq & VAESDEC Vdq,Hdq,Wdq & VAESDECLAST Vdq,Hdq,Wdq \\
\hline E & & & & & & & & & \\
\hline & & & & & & & & & \\
\hline & 66 & & & & & & & & \\
\hline F & F3 & & & & & & & & \\
\hline & F2 & & & & & & & & \\
\hline & \[
\begin{gathered}
\hline 66 \& \\
\text { F2 }
\end{gathered}
\] & & & & & & & & \\
\hline
\end{tabular}

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-5. Three-byte Opcode Map: 00H — F7H (First two bytes are 0F 3AH) *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & pfx & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline 0 & 66 & & & & & vpermilps \({ }^{\text {® }}\) Vx, Wx, lb & \[
\begin{aligned}
& \text { vpermilpd}{ }^{\vee} \\
& \text { Vx, Wx, lb }
\end{aligned}
\] & vperm2f128 \({ }^{\text {V }}\) Vqq,Hqq,Wqq,lb & \\
\hline 1 & 66 & & & & & vpextrb Rd/Mb, Vdq, Ib & vpextrw Rd/Mw, Vdq, lb & \begin{tabular}{l}
vpextrd/q \\
Ey, Vdq, Ib
\end{tabular} & vextractps Ed, Vdq, lb \\
\hline 2 & 66 & \begin{tabular}{l}
vpinsrb \\
Vdq,Hdq, \\
Ry/Mb,lb
\end{tabular} & \begin{tabular}{l}
vinsertps \\
Vdq,Hdq, \\
Udq/Md,lb
\end{tabular} & vpinsrd/q Vdq,Hdq,Ey,Ib & & & & & \\
\hline 3 & & & & & & & & & \\
\hline 4 & 66 & \[
\underset{, \mathrm{lb}}{\mathrm{vdpps} \mathrm{Vx}, \mathrm{Hx}, \mathrm{Wx}}
\] & vdppdVdq,Hdq, Wdq, Ib & vmpsadbw Vdq,Hdq,Wdq,Ib & & vpclmulqdq Vdq,Hdq,Wdq,lb & & & \\
\hline 5 & & & & & & & & & \\
\hline 6 & 66 & vpcmpestrm dq, Wdq, lb & vpcmpestri Vdq, Wdq, lb & vpcmpistrm Vdq, Wdq, lb & vpcmpistri Vdq, Wdq, lb & & & & \\
\hline 7 & & & & & & & & & \\
\hline 8 & & & & & & & & & \\
\hline 9 & & & & & & & & & \\
\hline A & & & & & & & & & \\
\hline B & & & & & & & & & \\
\hline C & & & & & & & & & \\
\hline D & & & & & & & & & \\
\hline E & & & & & & & & & \\
\hline F & & & & & & & & & \\
\hline
\end{tabular}

Table A-5. Three-byte Opcode Map: 08H — FFH (First Two Bytes are OF 3AH) *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & pfx & 8 & 9 & A & B & C & D & E & F \\
\hline 0 & & & & & & & & & palignr
\(\mathrm{Pq}, \mathrm{Qq}, \mathrm{lb}\) \\
\hline & 66 & \[
\underset{x, 1 b}{\text { vroundps } V x, W}
\] & \[
\begin{aligned}
& \text { vroundpdVx, } \\
& W x, I b
\end{aligned}
\] & \begin{tabular}{l}
vroundss \\
Vss,Wss,Ib
\end{tabular} & vroundsd Vsd,Wsd,lb & \[
\begin{array}{|c}
\hline \text { vblendps } \mathrm{Vx}, \mathrm{Hx} \\
, \mathrm{Wx}, \mathrm{Ib}
\end{array}
\] & \[
\begin{gathered}
\text { vblendpdVx, } \mathrm{Hx} \\
, \mathrm{Wx}, \mathrm{lb}
\end{gathered}
\] & vpblendw Vdq,Hdq,Wdq,Ib & vpalignr Vdq,Hdq,Wdq,Ib \\
\hline 1 & 66 & vinsertf128v vqq,Hqq,Wqq,lb & \begin{tabular}{l}
vextractf128v \\
Wdq, Vqq,lb
\end{tabular} & & & & \[
\begin{gathered}
\mathrm{vcvtps} 2 \mathrm{ph}^{\mathrm{V}} \mathrm{Wx}, \\
\mathrm{Vx}, \mathrm{lb}
\end{gathered}
\] & & \\
\hline 2 & & & & & & & & & \\
\hline 3 & & & & & & & & & \\
\hline 4 & 66 & & & \begin{tabular}{l}
vblendvps \({ }^{\text {v }}\) \\
Vx,Hx,Wx,Lx
\end{tabular} & vblendvpd \({ }^{\text {v }}\) Vx,Hx,Wx,Lx & \[
\begin{array}{|c|}
\hline \begin{array}{c}
\text { vpblendvb } \\
\text { vdq, Hdq, Wdq, } \\
\text { Ldq }
\end{array} \\
\hline
\end{array}
\] & & & \\
\hline 5 & & & & & & & & & \\
\hline 6 & & & & & & & & & \\
\hline 7 & & & & & & & & & \\
\hline 8 & & & & & & & & & \\
\hline 9 & & & & & & & & & \\
\hline A & & & & & & & & & \\
\hline B & & & & & & & & & \\
\hline C & & & & & & & & & \\
\hline D & 66 & & & & & & & & \begin{tabular}{l}
VAESKEYGEN \\
Vdq, Wdq, Ib
\end{tabular} \\
\hline E & & & & & & & & & \\
\hline F & & & & & & & & & \\
\hline
\end{tabular}

\section*{NOTES:}
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

\section*{A. 4 OPCODE EXTENSIONS FOR ONE-BYTE AND TWOBYTE OPCODES}

Some 1-byte and 2-byte opcodes use bits 3-5 of the ModR/M byte (the nnn field in Figure A-1) as an extension of the opcode.
\begin{tabular}{|c|c|c|}
\hline mod & nnn & R/M \\
\hline
\end{tabular}

Figure A-1. ModR/M Byte nnn Field (Bits 5, 4, and 3)
Opcodes that have opcode extensions are indicated in Table A-6 and organized by group number. Group numbers (from 1 to 16 , second column) provide a table entry point. The encoding for the \(\mathrm{r} / \mathrm{m}\) field for each instruction can be established using the third column of the table.

\section*{A.4.1 Opcode Look-up Examples Using Opcode Extensions}

An Example is provided below.

\section*{Example A-4. Interpreting an ADD Instruction}

An ADD instruction with a 1-byte opcode of 80 H is a Group 1 instruction:
- Table A-6 indicates that the opcode extension field encoded in the ModR/M byte for this instruction is 000B.
- The r/m field can be encoded to access a register (11B) or a memory address using a specified addressing mode (for example: mem = 00B, 01B, 10B).

\section*{Example A-5. Looking Up OF01C3H}

Look up opcode 0F01C3 for a VMRESUME instruction by using Table A-2, Table A-3 and Table A-6:
- \(\quad 0 F\) tells us that this instruction is in the 2-byte opcode map.
- 01 (row 0, column 1 in Table A-3) reveals that this opcode is in Group 7 of Table A-6.
- \(C 3\) is the ModR/M byte. The first two bits of C3 are 11B. This tells us to look at the second of the Group 7 rows in Table A-6.
- The Op/Reg bits \([5,4,3]\) are 000B. This tells us to look in the 000 column for Group 7.
- Finally, the R/M bits \([2,1,0]\) are 011B. This identifies the opcode as the VMRESUME instruction.

\section*{A.4.2 Opcode Extension Tables}

\section*{See Table A-6 below.}

Table A-6. Opcode Extensions for One- and Two-byte Opcodes by Group Number *


Table A-6. Opcode Extensions for One- and Two-byte Opcodes by Group Number *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Opcode} & \multirow[b]{2}{*}{Group} & \multirow[b]{2}{*}{Mod 7,6} & \multirow[b]{2}{*}{pfx} & \multicolumn{8}{|l|}{Encoding of Bits 5,4,3 of the ModR/M Byte (bits 2,1,0 in parenthesis)} \\
\hline & & & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline \multirow{3}{*}{0F 71} & \multirow{3}{*}{12} & mem & & & & & & & & & \\
\hline & & \multirow[b]{2}{*}{11B} & & & & \[
\begin{aligned}
& \text { psrlw } \\
& \mathrm{Nq}, \mathrm{lb}
\end{aligned}
\] & & \begin{tabular}{l}
psraw \\
\(\mathrm{Nq}, \mathrm{lb}\)
\end{tabular} & & \begin{tabular}{l}
psllw \\
\(\mathrm{Nq}, \mathrm{lb}\)
\end{tabular} & \\
\hline & & & 66 & & & vpsrlw Hdq,Udq,Ib & & vpsraw Hdq,Udq,Ib & & vpsilw Hdq, Udq,Ib & \\
\hline \multirow{3}{*}{OF 72} & \multirow{3}{*}{13} & mem & & & & & & & & & \\
\hline & & \multirow[t]{2}{*}{11B} & & & & psrld Nq, lb & & psrad Nq, lb & & \[
\begin{aligned}
& \text { pslld } \\
& \mathrm{Nq}, \mathrm{lb}
\end{aligned}
\] & \\
\hline & & & 66 & & & vpsrld Hdq, Udq, lb & & vpsrad Hdq,Udq,Ib & & vpslld Hdq,Udq,Ib & \\
\hline \multirow{3}{*}{0F 73} & \multirow{3}{*}{14} & mem & & & & & & & & & \\
\hline & & \multirow{2}{*}{11B} & & & & \begin{tabular}{l}
psrlq \\
\(\mathrm{Nq}, \mathrm{lb}\)
\end{tabular} & & & & \begin{tabular}{l}
psllq \\
\(\mathrm{Nq}, \mathrm{lb}\)
\end{tabular} & \\
\hline & & & 66 & & & vpsrlq Hdq,Udq,Ib & \begin{tabular}{l}
vpsrldq \\
Hdq,Udq,Ib
\end{tabular} & & & vpsilq Hdq, Udq,Ib & \begin{tabular}{l}
vpslldq \\
Hdq,Udq,lb
\end{tabular} \\
\hline \multirow{3}{*}{OF AE} & \multirow{3}{*}{15} & mem & & fxsave & fxrstor & Idmxcsr & stmxcsr & XSAVE & XRSTOR & XSAVEOPT & clflush \\
\hline & & \multirow[b]{2}{*}{11B} & & & & & & & Ifence & mfence & sfence \\
\hline & & & F3 & \[
\begin{array}{|c}
\text { RDFSBASE } \\
\mathrm{Ry}
\end{array}
\] & \[
\begin{array}{|c}
\text { RDGSBASE } \\
\mathrm{Ry}
\end{array}
\] & \[
\left\lvert\, \begin{gathered}
\text { WRFSBASE } \\
\text { Ry }
\end{gathered}\right.
\] & \[
\begin{gathered}
\text { WRGSBASE } \\
\text { Ry }
\end{gathered}
\] & & & & \\
\hline \multirow[t]{2}{*}{OF 18} & \multirow[t]{2}{*}{16} & mem & & prefetch NTA & prefetch T0 & prefetch T1 & prefetch T2 & & & & \\
\hline & & 11B & & & & & & & & & \\
\hline
\end{tabular}

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

\section*{A. 5 ESCAPE OPCODE INSTRUCTIONS}

Opcode maps for coprocessor escape instruction opcodes (x87 floating-point instruction opcodes) are in Table A-7 through Table A-22. These maps are grouped by the first byte of the opcode, from D8-DF. Each of these opcodes has a ModR/M byte. If the ModR/M byte is within the range of \(00 \mathrm{H}-\mathrm{BFH}\), bits 3-5 of the ModR/M byte are used as an opcode extension, similar to the technique used for 1-and 2-byte opcodes (see A.4). If the ModR/M byte is outside the range of 00 H through BFH, the entire ModR/M byte is used as an opcode extension.

\section*{A.5.1 Opcode Look-up Examples for Escape Instruction Opcodes}

Examples are provided below.

Example A-6. Opcode with ModR/M Byte in the 00H through BFH Range
DD0504000000H can be interpreted as follows:
- The instruction encoded with this opcode can be located in Section. Since the ModR/M byte \((05 \mathrm{H})\) is within the 00 H through BFH range, bits 3 through 5 (000) of this byte indicate the opcode for an FLD double-real instruction (see Table A-9).
- The double-real value to be loaded is at 00000004 H (the 32-bit displacement that follows and belongs to this opcode).

Example A-7. Opcode with ModR/M Byte outside the 00H through BFH Range
D8C1H can be interpreted as follows:
- This example illustrates an opcode with a ModR/M byte outside the range of 00 H through BFH. The instruction can be located in Section A.4.
- In Table A-8, the ModR/M byte C1H indicates row C, column 1 (the FADD instruction using \(\mathrm{ST}(0), \mathrm{ST}(1)\) as operands).

\section*{A.5.2 Escape Opcode Instruction Tables}

Tables are listed below.

\section*{A.5.2.1 Escape Opcodes with D8 as First Byte}

Table A-7 and A-8 contain maps for the escape instruction opcodes that begin with D8H. Table A-7 shows the map if the ModR/M byte is in the range of \(00 \mathrm{H}-\mathrm{BFH}\). Here, the value of bits \(3-5\) (the nnn field in Figure A-1) selects the instruction.

Table A-7. D8 Opcode Map When ModR/M Byte is Within 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ nnn Field of ModR/M Byte (refer to Figure A.4) } \\
\hline 000B & 001B & 010B & 011 B & 100 B & 101 B & 110 B & 111 B \\
\hline \begin{tabular}{c} 
FADD single- \\
real
\end{tabular} & \begin{tabular}{c} 
FMUL single- \\
real
\end{tabular} & \begin{tabular}{c} 
FCOM single- \\
real
\end{tabular} & \begin{tabular}{c} 
FCOMP single- \\
real
\end{tabular} & \begin{tabular}{c} 
FSUB single-- \\
real
\end{tabular} & \begin{tabular}{c} 
FSUBR single- \\
real
\end{tabular} & \begin{tabular}{c} 
FDIV single-real
\end{tabular} & \begin{tabular}{c} 
FDIVR single- \\
real
\end{tabular} \\
\hline
\end{tabular}

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-8 shows the map if the ModR/M byte is outside the range of \(00 \mathrm{H}-\mathrm{BFH}\). Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-8. D8 Opcode Map When ModR/M Byte is Outside 00H to BFH
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \multirow[t]{2}{*}{C} & \multicolumn{8}{|c|}{FADD} \\
\hline & ST(0),ST(0) & ST(0),ST(1) & ST(0), ST(2) & ST(0),ST(3) & ST(0), ST(4) & ST(0), ST (5) & ST(0), ST (6) & ST(0),ST(7) \\
\hline \multirow[t]{2}{*}{D} & \multicolumn{8}{|c|}{FCOM} \\
\hline & ST(0), ST (0) & ST(0),ST(1) & ST(0),T(2) & ST(0), ST (3) & ST(0), ST(4) & ST(0), ST (5) & ST(0), ST (6) & ST(0), ST (7) \\
\hline \multirow[t]{2}{*}{E} & \multicolumn{8}{|c|}{FSUB} \\
\hline & ST(0),ST(0) & ST(0), ST(1) & ST(0), ST (2) & ST(0),ST(3) & ST(0),ST(4) & ST(0), ST(5) & ST(0), ST (6) & ST(0),ST(7) \\
\hline \multirow[t]{2}{*}{F} & \multicolumn{8}{|c|}{FDIV} \\
\hline & ST(0), ST(0) & ST(0), ST(1) & ST(0), ST (2) & ST(0), ST(3) & ST(0), ST (4) & ST(0), ST (5) & ST(0),ST(6) & ST(0), \(\mathrm{ST}(7)\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 8 & 9 & A & B & c & D & E & F \\
\hline \multirow[t]{2}{*}{C} & \multicolumn{8}{|c|}{FMUL} \\
\hline & ST(0),ST(0) & \(\mathrm{ST}(0), \mathrm{ST}(1)\) & ST(0), ST (2) & ST(0), ST(3) & ST(0),ST(4) & ST(0),ST(5) & ST(0),ST(6) & ST(0),ST(7) \\
\hline \multirow[t]{2}{*}{D} & \multicolumn{8}{|c|}{FCOMP} \\
\hline & ST(0), ST(0) & \(\mathrm{ST}(0), \mathrm{ST}(1)\) & ST(0),T(2) & ST(0),ST(3) & ST(0),ST(4) & ST(0),ST(5) & ST(0),ST(6) & ST(0),ST(7) \\
\hline \multirow[t]{2}{*}{E} & \multicolumn{8}{|c|}{FSUBR} \\
\hline & ST(0), \(\mathrm{ST}(0)\) & ST(0),ST(1) & ST(0), ST(2) & ST(0),ST(3) & ST(0),ST(4) & ST(0),ST(5) & ST(0), ST(6) & ST(0), \(\mathrm{ST}(7)\) \\
\hline \multirow[t]{2}{*}{F} & \multicolumn{8}{|c|}{FDIVR} \\
\hline & ST(0), \(\mathrm{ST}(0)\) & ST(0),ST(1) & ST(0),ST(2) & ST(0),ST(3) & ST(0), ST (4) & ST(0),ST(5) & ST(0),ST(6) & ST(0),ST(7) \\
\hline
\end{tabular}

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

\section*{A.5.2.2 Escape Opcodes with D9 as First Byte}

Table A-9 and A-10 contain maps for escape instruction opcodes that begin with D9H. Table A-9 shows the map if the ModR/M byte is in the range of \(00 \mathrm{H}-\mathrm{BFH}\). Here, the value of bits \(3-5\) (the nnn field in Figure A-1) selects the instruction.

Table A-9. D9 Opcode Map When ModR/M Byte is Within 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ nnn Field of ModR/M Byte } \\
\hline 000 B & 001 B & 010 B & 011 B & 100 B & 101 B & 110 B & 111B \\
\hline FLD & & FST & FSTP & FLDENV & FLDCW & FSTENV & FSTCW \\
single-real & & single-real & single-real & \(14 / 28\) bytes & 2 bytes & \(14 / 28\) bytes & 2 bytes \\
\hline
\end{tabular}

\section*{NOTES:}
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-10 shows the map if the ModR/M byte is outside the range of \(00 \mathrm{H}-\mathrm{BFH}\). Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-10. D9 Opcode Map When ModR/M Byte is Outside 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline C & \multicolumn{8}{|c|}{FLD} \\
\hline & ST(0),ST(0) & ST(0),ST(1) & ST(0),ST(2) & ST(0),ST(3) & ST(0),ST(4) & ST(0),ST(5) & ST(0),ST(6) & ST(0),ST(7) \\
\hline D & FNOP & & & & & & & \\
\hline E & FCHS & FABS & & & FTST & FXAM & & \\
\hline F & F2XM1 & FYL2X & FPTAN & FPATAN & FXTRACT & FPREM1 & FDECSTP & FINCSTP \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & 8 & 9 & A & B & C & D & E & F \\
\hline C & \multicolumn{8}{|c|}{} \\
\cline { 2 - 10 } & ST(0),ST(0) & \(\mathrm{ST}(0), \mathrm{ST}(1)\) & \(\mathrm{ST}(0), \mathrm{ST}(2)\) & \(\mathrm{ST}(0), \mathrm{ST}(3)\) & \(\mathrm{ST}(0), \mathrm{ST}(4)\) & \(\mathrm{ST}(0), \mathrm{ST}(5)\) & \(\mathrm{ST}(0), \mathrm{ST}(6)\) & \(\mathrm{ST}(0), \mathrm{ST}(7)\) \\
\hline D & \multicolumn{9}{|c|}{} \\
\cline { 2 - 10 } & & & & & & & & & \\
\hline E & FLD1 & FLDL2T & FLDL2E & FLDPI & FLDLG2 & FLDLN2 & FLDZ & \\
\hline F & FPREM & FYL2XP1 & FSQRT & FSINCOS & FRNDINT & FSCALE & FSIN & FCOS \\
\hline
\end{tabular}

\section*{NOTES:}
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

\section*{A.5.2.3 Escape Opcodes with DA as First Byte}

Table A-11 and A-12 contain maps for escape instruction opcodes that begin with DAH. Table A-11 shows the map if the ModR/M byte is in the range of \(00 \mathrm{H}-\mathrm{BFH}\). Here, the value of bits \(3-5\) (the nnn field in Figure A-1) selects the instruction.

Table A-11. DA Opcode Map When ModR/M Byte is Within 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ nnn Field of ModR/M Byte } \\
\hline 000 B & 001 B & 010 B & 011 B & 100 B & 101 B & 110 B & 111B \\
\hline \begin{tabular}{c} 
FIADD \\
dword-integer
\end{tabular} & \begin{tabular}{c} 
FIMUL \\
dword-integer
\end{tabular} & \begin{tabular}{c} 
FICOM \\
dword-integer
\end{tabular} & \begin{tabular}{c} 
FICOMP \\
dword-integer
\end{tabular} & \begin{tabular}{c} 
FISUB \\
dword-integer
\end{tabular} & \begin{tabular}{c} 
FISUBR \\
dword-integer
\end{tabular} & \begin{tabular}{c} 
FIDIV \\
dword-integer
\end{tabular} & \begin{tabular}{c} 
FIDIVR \\
dword-integer
\end{tabular} \\
\hline
\end{tabular}

\section*{NOTES:}
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-11 shows the map if the ModR/M byte is outside the range of \(00 \mathrm{H}-\mathrm{BFH}\). Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-12. DA Opcode Map When ModR/M Byte is Outside 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline C & \multicolumn{8}{|c|}{FCMOVB} \\
\hline & ST(0), ST(0) & ST(0), ST(1) & ST(0), ST(2) & ST(0), ST(3) & ST(0),ST(4) & ST(0), ST(5) & ST(0), ST(6) & ST(0),ST(7) \\
\hline \multirow[t]{2}{*}{D} & \multicolumn{8}{|c|}{FCMOVBE} \\
\hline & ST(0),ST(0) & ST(0),ST(1) & ST(0), ST(2) & ST(0),ST(3) & ST(0),ST(4) & ST(0),ST(5) & ST(0),ST(6) & ST(0),ST(7) \\
\hline E & & & & & & & & \\
\hline F & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 8 & 9 & A & B & C & D & E & F \\
\hline \multirow[t]{2}{*}{C} & \multicolumn{8}{|c|}{FCMOVE} \\
\hline & ST(0), ST(0) & ST(0), ST(1) & ST(0), ST(2) & ST(0),ST(3) & ST(0),ST(4) & ST(0), ST(5) & ST(0), ST(6) & ST(0),ST(7) \\
\hline \multirow[t]{2}{*}{D} & \multicolumn{8}{|c|}{FCMOVU} \\
\hline & ST(0),ST(0) & ST(0), ST(1) & ST(0), ST(2) & ST(0),ST(3) & ST(0),ST(4) & ST(0),ST(5) & ST(0),ST(6) & ST(0),ST(7) \\
\hline E & & FUCOMPP & & & & & & \\
\hline F & & & & & & & & \\
\hline
\end{tabular}

\section*{NOTES:}
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

\section*{A.5.2.4 Escape Opcodes with DB as First Byte}

Table A-13 and A-14 contain maps for escape instruction opcodes that begin with DBH. Table A-13 shows the map if the ModR/M byte is in the range of \(00 \mathrm{H}-\mathrm{BFH}\). Here, the value of bits \(3-5\) (the nnn field in Figure A-1) selects the instruction.

Table A-13. DB Opcode Map When ModR/M Byte is Within 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ nnn Field of ModR/M Byte } \\
\hline 000 B & 001 B & 010 B & 011 B & 100 B & 101 B & 110 B & 111B \\
\hline \begin{tabular}{c} 
FILD \\
dword-integer
\end{tabular} & \begin{tabular}{c} 
FISTTP dword- \\
integer
\end{tabular} & \begin{tabular}{c} 
FIST \\
dword-integer
\end{tabular} & \begin{tabular}{c} 
FISTP \\
dword-integer
\end{tabular} & & \begin{tabular}{c} 
FLD \\
extended-real
\end{tabular} & & \begin{tabular}{c} 
FSTP \\
extended-real
\end{tabular} \\
\hline
\end{tabular}

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-14 shows the map if the ModR/M byte is outside the range of \(00 \mathrm{H}-\mathrm{BFH}\). Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-14. DB Opcode Map When ModR/M Byte is Outside 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \multirow[t]{2}{*}{C} & \multicolumn{8}{|c|}{FCMOVNB} \\
\hline & ST(0),ST(0) & ST(0), ST(1) & ST(0),ST(2) & ST(0),ST(3) & ST(0), ST(4) & ST(0), ST(5) & ST(0), ST(6) & ST(0),ST(7) \\
\hline \multirow[t]{2}{*}{D} & \multicolumn{8}{|c|}{FCMOVNBE} \\
\hline & ST(0),ST(0) & ST(0),ST(1) & ST(0),ST(2) & ST(0),ST(3) & ST(0),ST(4) & ST(0),ST(5) & ST(0),ST(6) & ST(0), ST(7) \\
\hline E & & & FCLEX & FINIT & & & & \\
\hline F & \multicolumn{8}{|c|}{FCOMI} \\
\hline & ST(0), ST(0) & ST(0), ST(1) & ST(0),ST(2) & ST(0), ST(3) & ST(0), ST(4) & ST(0), ST(5) & ST(0), ST(6) & ST(0), \(\mathrm{ST}(7)\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 8 & 9 & A & B & C & D & E & F \\
\hline \multirow[t]{2}{*}{C} & \multicolumn{8}{|c|}{FCMOVNE} \\
\hline & ST(0),ST(0) & ST(0),ST(1) & ST(0),ST(2) & ST(0),ST(3) & ST(0),ST(4) & ST(0),ST(5) & ST(0),ST(6) & ST(0),ST(7) \\
\hline \multirow[t]{2}{*}{D} & \multicolumn{8}{|c|}{FCMOVNU} \\
\hline & ST(0), ST(0) & ST(0), ST(1) & ST(0), ST(2) & ST(0),ST(3) & ST(0),ST(4) & ST(0), ST(5) & ST(0), ST(6) & ST(0), ST(7) \\
\hline E & \multicolumn{8}{|c|}{FUCOMI} \\
\hline & ST(0),ST(0) & ST(0),ST(1) & ST(0),ST(2) & ST(0),ST(3) & ST(0),ST(4) & ST(0),ST(5) & ST(0),ST(6) & ST(0),ST(7) \\
\hline F & & & & & & & & \\
\hline
\end{tabular}

\section*{NOTES:}
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

\section*{A.5.2.5 Escape Opcodes with DC as First Byte}

Table A-15 and A-16 contain maps for escape instruction opcodes that begin with DCH. Table A-15 shows the map if the ModR/M byte is in the range of \(00 \mathrm{H}-\mathrm{BFH}\). Here, the value of bits \(3-5\) (the nnn field in Figure A-1) selects the instruction.

Table A-15. DC Opcode Map When ModR/M Byte is Within 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ nnn Field of ModR/M Byte (refer to Figure A-1) } \\
\hline 000B & 001 B & 010 B & 011 B & 100 B & 101 B & 110 B & 111B \\
\hline \begin{tabular}{c} 
FADD double- \\
real
\end{tabular} & \begin{tabular}{c} 
FMUL double- \\
real
\end{tabular} & \begin{tabular}{c} 
FCOM \\
double-real
\end{tabular} & \begin{tabular}{c} 
FCOMP \\
double-real
\end{tabular} & \begin{tabular}{c} 
FSUB double- \\
real
\end{tabular} & \begin{tabular}{c} 
FSUBR \\
double-real
\end{tabular} & \begin{tabular}{c} 
FDIV double- \\
real
\end{tabular} & \begin{tabular}{c} 
FDIVR \\
double-real
\end{tabular} \\
\hline
\end{tabular}

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-16 shows the map if the ModR/M byte is outside the range of \(00 \mathrm{H}-\mathrm{BFH}\). In this case the first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-16. DC Opcode Map When ModR/M Byte is Outside 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \multirow[t]{2}{*}{C} & \multicolumn{8}{|c|}{FADD} \\
\hline & ST(0), \(\mathrm{ST}(0)\) & ST(1),ST(0) & ST(2),ST(0) & ST(3),ST(0) & ST(4),ST(0) & ST(5),ST(0) & \(\mathrm{ST}(6), \mathrm{ST}(0)\) & ST(7),ST(0) \\
\hline \multirow[t]{2}{*}{D} & \multicolumn{8}{|l|}{} \\
\hline & & & & & & & & \\
\hline \multirow[t]{2}{*}{E} & \multicolumn{8}{|c|}{FSUBR} \\
\hline & ST(0), \(\mathrm{ST}(0)\) & ST(1), ST(0) & ST(2), ST(0) & ST(3), ST(0) & ST(4),ST(0) & ST(5),ST(0) & \(\mathrm{ST}(6), \mathrm{ST}(0)\) & ST(7),ST(0) \\
\hline \multirow[t]{2}{*}{F} & \multicolumn{8}{|c|}{FDIVR} \\
\hline & ST(0), \(\mathrm{ST}(0)\) & ST(1), ST(0) & ST(2), ST(0) & ST(3), ST (0) & ST(4), \(\mathrm{ST}(0)\) & ST(5), ST(0) & ST(6), \(\mathrm{ST}(0)\) & ST(7), ST (0) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 8 & 9 & A & B & C & D & E & F \\
\hline \multirow[t]{2}{*}{C} & \multicolumn{8}{|c|}{FMUL} \\
\hline & ST(0),ST(0) & ST(1),ST(0) & ST(2),ST(0) & ST(3),ST(0) & ST(4),ST(0) & ST(5),ST(0) & ST(6),ST(0) & ST(7),ST(0) \\
\hline D & \multicolumn{8}{|l|}{} \\
\hline & & & & & & & & \\
\hline \multirow[t]{2}{*}{E} & \multicolumn{8}{|c|}{FSUB} \\
\hline & ST(0), \(\mathrm{ST}(0)\) & ST(1),ST(0) & ST(2),ST(0) & ST(3),ST(0) & ST(4),ST(0) & ST(5),ST(0) & ST(6),ST(0) & ST(7),ST(0) \\
\hline \multirow[t]{2}{*}{F} & \multicolumn{8}{|c|}{FDIV} \\
\hline & ST(0),ST(0) & ST(1),ST(0) & ST(2),ST(0) & ST(3),ST(0) & ST(4),ST(0) & ST(5),ST(0) & ST(6),ST(0) & ST(7),ST(0) \\
\hline
\end{tabular}

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

\section*{A.5.2.6 Escape Opcodes with DD as First Byte}

Table A-17 and A-18 contain maps for escape instruction opcodes that begin with DDH. Table A-17 shows the map if the ModR/M byte is in the range of \(00 \mathrm{H}-\mathrm{BFH}\). Here, the value of bits \(3-5\) (the nnn field in Figure A-1) selects the instruction.

Table A-17. DD Opcode Map When ModR/M Byte is Within \(\mathbf{0 0 H}\) to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ nnn Field of ModR/M Byte } \\
\hline 000B & 001 B & 010 B & 011 B & 100 B & 101 B & 110 B & 111B \\
\hline \begin{tabular}{c} 
FLD double- \\
real
\end{tabular} & \begin{tabular}{c} 
FISTTP \\
integer64
\end{tabular} & \begin{tabular}{c} 
FST double- \\
real
\end{tabular} & \begin{tabular}{c} 
FSTP double- \\
real
\end{tabular} & \begin{tabular}{c} 
FRSTOR \\
\(98 / 108 b y t e s ~\)
\end{tabular} & & \begin{tabular}{c} 
FSAVE \\
\(98 / 108 b y t e s ~\)
\end{tabular} & \begin{tabular}{c} 
FSTSW 2 \\
bytes
\end{tabular} \\
\hline
\end{tabular}

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-18 shows the map if the ModR/M byte is outside the range of \(00 \mathrm{H}-\mathrm{BFH}\). The first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-18. DD Opcode Map When ModR/M Byte is Outside 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \multirow[t]{2}{*}{C} & \multicolumn{8}{|c|}{FFREE} \\
\hline & ST(0) & ST(1) & ST(2) & ST(3) & ST(4) & ST(5) & ST(6) & ST(7) \\
\hline \multirow[t]{2}{*}{D} & \multicolumn{8}{|c|}{FST} \\
\hline & ST(0) & ST(1) & ST(2) & ST(3) & ST(4) & ST(5) & ST(6) & ST(7) \\
\hline E & \multicolumn{8}{|c|}{FUCOM} \\
\hline & ST(0), \(\mathrm{ST}(0)\) & ST(1),ST(0) & ST(2),ST(0) & ST(3),ST(0) & ST(4),ST(0) & ST(5),ST(0) & ST(6), ST (0) & ST(7),ST(0) \\
\hline F & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 8 & 9 & A & B & C & D & E & F \\
\hline c & \multicolumn{8}{|l|}{} \\
\hline & & & & & & & & \\
\hline D & \multicolumn{8}{|c|}{FSTP} \\
\hline & ST(0) & ST(1) & \(\mathrm{ST}(2)\) & ST(3) & ST(4) & ST(5) & ST(6) & ST(7) \\
\hline E & \multicolumn{8}{|c|}{FUCOMP} \\
\hline & ST(0) & ST(1) & ST(2) & ST(3) & ST(4) & ST(5) & ST(6) & ST(7) \\
\hline F & & & & & & & & \\
\hline
\end{tabular}

\section*{NOTES:}
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

\section*{A.5.2.7 Escape Opcodes with DE as First Byte}

Table A-19 and A-20 contain opcode maps for escape instruction opcodes that begin with DEH. Table A-19 shows the opcode map if the ModR/M byte is in the range of \(00 \mathrm{H}-\mathrm{BFH}\). In this case, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-19. DE Opcode Map When ModR/M Byte is Within OOH to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ nnn Field of ModR/M Byte } \\
\hline 000 B & 001B & 010 B & 011 B & 100 B & 101 B & 110 B & 111B \\
\hline \begin{tabular}{c} 
FIADD \\
word-integer
\end{tabular} & \begin{tabular}{c} 
FIMUL \\
word-integer
\end{tabular} & \begin{tabular}{c} 
FICOM \\
word-integer
\end{tabular} & \begin{tabular}{c} 
FICOMP word- \\
integer
\end{tabular} & \begin{tabular}{c} 
FISUB \\
word-integer
\end{tabular} & \begin{tabular}{c} 
FISUBR word- \\
integer
\end{tabular} & \begin{tabular}{c} 
FIDIV \\
word-integer
\end{tabular} & \begin{tabular}{c} 
FIDIVR \\
word-integer
\end{tabular} \\
\hline
\end{tabular}

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-20 shows the opcode map if the ModR/M byte is outside the range of \(00 \mathrm{H}-\mathrm{BFH}\). The first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-20. DE Opcode Map When ModR/M Byte is Outside 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \multirow[t]{2}{*}{C} & \multicolumn{8}{|c|}{FADDP} \\
\hline & ST(0),ST(0) & \(\mathrm{ST}(1), \mathrm{ST}(0)\) & ST(2),ST(0) & ST(3),ST(0) & ST(4),ST(0) & ST(5),ST(0) & ST(6),ST(0) & ST(7),ST(0) \\
\hline D & \multicolumn{8}{|l|}{} \\
\hline & & & & & & & & \\
\hline \multirow[t]{2}{*}{E} & \multicolumn{8}{|c|}{FSUBRP} \\
\hline & ST(0),ST(0) & ST(1),ST(0) & ST(2),ST(0) & ST(3),ST(0) & ST(4),ST(0) & ST(5),ST(0) & ST(6),ST(0) & ST(7),ST(0) \\
\hline \multirow[t]{2}{*}{F} & \multicolumn{8}{|c|}{FDIVRP} \\
\hline & ST(0), \(\mathrm{ST}(0)\) & ST(1),ST(0) & ST(2), ST(0) & ST(3), ST ( 0 ) & ST(4), ST(0) & ST(5),ST(0) & ST(6), ST (0) & ST(7),ST(0) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 8 & 9 & A & B & c & D & E & F \\
\hline \multirow[t]{2}{*}{C} & \multicolumn{8}{|c|}{FMULP} \\
\hline & ST(0), ST(0) & ST(1),ST(0) & ST(2),ST(0) & ST(3),ST(0) & ST(4),ST(0) & ST(5),ST(0) & ST(6),ST(0) & ST(7),ST(0) \\
\hline D & & FCOMPP & & & & & & \\
\hline \multirow[t]{2}{*}{E} & \multicolumn{8}{|c|}{FSUBP} \\
\hline & ST(0), ST(0) & ST(1),ST(0) & ST(2),ST(0) & ST(3),ST(0) & ST(4),ST(0) & ST(5),ST(0) & ST(6), ST(0) & ST(7),ST(0) \\
\hline \multirow[t]{2}{*}{F} & \multicolumn{8}{|c|}{FDIVP} \\
\hline & ST(0), ST(0) & ST(1), ST(0) & ST(2), ST(0). & ST(3), ST(0) & ST(4), \(\mathrm{ST}(0)\) & ST(5),ST(0) & ST(6), ST(0) & ST(7),ST(0) \\
\hline
\end{tabular}

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

\section*{A.5.2.8 Escape Opcodes with DF As First Byte}

Table A-21 and A-22 contain the opcode maps for escape instruction opcodes that begin with DFH. Table A-21 shows the opcode map if the ModR/M byte is in the range of \(00 \mathrm{H}-\mathrm{BFH}\). Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-21. DF Opcode Map When ModR/M Byte is Within 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ nnn Field of ModR/M Byte } \\
\hline 000B & 001B & 010B & 011 B & 100 B & 101 B & 110 B & 111B \\
\hline \begin{tabular}{c} 
FILD \\
word-integer
\end{tabular} & \begin{tabular}{c} 
FISTTP \\
word-integer
\end{tabular} & \begin{tabular}{c} 
FIST \\
word-integer
\end{tabular} & \begin{tabular}{c} 
FISTP \\
word-integer
\end{tabular} & \begin{tabular}{c} 
FBLD packed- \\
BCD
\end{tabular} & \begin{tabular}{c} 
FILD \\
qword-integer
\end{tabular} & \begin{tabular}{c} 
FBSTP packed- \\
BCD
\end{tabular} & \begin{tabular}{c} 
FISTP \\
qword-integer
\end{tabular} \\
\hline
\end{tabular}

\section*{NOTES:}
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-22 shows the opcode map if the ModR/M byte is outside the range of \(00 \mathrm{H}-\mathrm{BFH}\). The first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-22. DF Opcode Map When ModR/M Byte is Outside 00H to BFH *
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \multicolumn{9}{|r|}{} \\
\hline & & & & & & & & \\
\hline \multicolumn{9}{|l|}{D} \\
\hline & & & & & & & & \\
\hline E & \[
\begin{gathered}
\text { FSTSW } \\
\text { AX }
\end{gathered}
\] & & & & & & & \\
\hline \multirow[t]{2}{*}{F} & \multicolumn{8}{|c|}{FCOMIP} \\
\hline & ST(0),ST(0) & ST(0),ST(1) & ST(0),ST(2) & ST(0), ST(3) & ST(0),ST(4) & ST(0),ST(5) & ST(0),ST(6) & ST(0),ST(7) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & 8 & 9 & A & B & C & D & E & F \\
\hline \multicolumn{9}{|l|}{c} \\
\hline & & & & & & & & \\
\hline \multicolumn{9}{|l|}{D} \\
\hline & & & & & & & & \\
\hline \multirow[t]{2}{*}{E} & \multicolumn{8}{|c|}{FUCOMIP} \\
\hline & ST(0),ST(0) & ST(0),ST(1) & ST(0),ST(2) & ST(0), ST(3) & ST(0),ST(4) & ST(0), ST(5) & ST(0), ST(6) & ST(0),ST(7) \\
\hline F & & & & & & & & \\
\hline
\end{tabular}

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

\section*{APPENDIX B INSTRUCTION FORMATS AND ENCODINGS}

This appendix provides machine instruction formats and encodings of IA-32 instructions. The first section describes the IA-32 architecture's machine instruction format. The remaining sections show the formats and encoding of general-purpose, MMX, P6 family, SSE/SSE2/SSE3, x87 FPU instructions, and VMX instructions. Those instruction formats also apply to Intel 64 architecture. Instruction formats used in 64-bit mode are provided as supersets of the above.

\section*{B. 1 MACHINE INSTRUCTION FORMAT}

All Intel Architecture instructions are encoded using subsets of the general machine instruction format shown in Figure B-1. Each instruction consists of:
- an opcode
- a register and/or address mode specifier consisting of the ModR/M byte and sometimes the scale-index-base (SIB) byte (if required)
- a displacement and an immediate data field (if required)


Figure B-1. General Machine Instruction Format

The following sections discuss this format.

\section*{B.1.1 Legacy Prefixes}

The legacy prefixes noted in Figure B-1 include \(66 \mathrm{H}, 67 \mathrm{H}, \mathrm{F} 2 \mathrm{H}\) and F 3 H . They are optional, except when F2H, F3H and 66H are used in new instruction extensions. Legacy prefixes must be placed before REX prefixes.

Refer to Chapter 2, "Instruction Format," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for more information on legacy prefixes.

\section*{B.1.2 REX Prefixes}

REX prefixes are a set of 16 opcodes that span one row of the opcode map and occupy entries 40 H to 4 FH . These opcodes represent valid instructions (INC or DEC) in IA-32 operating modes and in compatibility mode. In 64-bit mode, the same opcodes represent the instruction prefix REX and are not treated as individual instructions.

Refer to Chapter 2, "Instruction Format," in the Intel \(®^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 2A, for more information on REX prefixes.

\section*{B.1.3 Opcode Fields}

The primary opcode for an instruction is encoded in one to three bytes of the instruction. Within the primary opcode, smaller encoding fields may be defined. These fields vary according to the class of operation being performed.
Almost all instructions that refer to a register and/or memory operand have a register and/or address mode byte following the opcode. This byte, the ModR/M byte, consists of the mod field ( 2 bits), the reg field ( 3 bits; this field is sometimes an opcode extension), and the R/M field ( 3 bits). Certain encodings of the ModR/M byte indicate that a second address mode byte, the SIB byte, must be used.
If the addressing mode specifies a displacement, the displacement value is placed immediately following the ModR/M byte or SIB byte. Possible sizes are 8, 16, or 32 bits. If the instruction specifies an immediate value, the immediate value follows any displacement bytes. The immediate, if specified, is always the last field of the instruction.

Refer to Chapter 2, "Instruction Format," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for more information on opcodes.

\section*{B.1.4 Special Fields}

Table B-1 lists bit fields that appear in certain instructions, sometimes within the opcode bytes. All of these fields (except the d bit) occur in the general-purpose instruction formats in Table B-13.

Table B-1. Special Fields Within Instruction Encodings
\begin{tabular}{|c|l|c|}
\hline Field Name & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Description
\end{tabular}} & \begin{tabular}{c} 
Number of \\
Bits
\end{tabular} \\
\hline reg & General-register specifier (see Table B-4 or B-5) & 3 \\
\hline w & \begin{tabular}{l} 
Specifies if data is byte or full-sized, where full-sized is 16 or 32 \\
bits (see Table B-6)
\end{tabular} & 1 \\
\hline s & Specifies sign extension of an immediate field (see Table B-7) & 1 \\
\hline sreg2 & Segment register specifier for CS, SS, DS, ES (see Table B-8) & 2 \\
\hline sreg3 & Segment register specifier for CS, SS, DS, ES, FS, GS (see Table B-8) & 3 \\
\hline eee & \begin{tabular}{l} 
Specifies a special-purpose (control or debug) register (see \\
Table B-9)
\end{tabular} & 3 \\
\hline tttn & \begin{tabular}{l} 
For conditional instructions, specifies a condition asserted or \\
negated (see Table B-12)
\end{tabular} & 4 \\
\hline d & Specifies direction of data operation (see Table B-11) & 1 \\
\hline
\end{tabular}

\section*{B.1.4.1 Reg Field (reg) for Non-64-Bit Modes}

The reg field in the ModR/M byte specifies a general-purpose register operand. The group of registers specified is modified by the presence and state of the \(w\) bit in an encoding (refer to Section B.1.4.3). Table B-2 shows the encoding of the reg field when the \(w\) bit is not present in an encoding; Table B-3 shows the encoding of the reg field when the \(w\) bit is present.

Table B-2. Encoding of reg Field When w Field is Not Present in Instruction
\begin{tabular}{|c|c|c|}
\hline reg field & \begin{tabular}{c} 
Register Selected during \\
16-Bit Data Operations
\end{tabular} & \begin{tabular}{c} 
Register Selected during \\
32-Bit Data Operations
\end{tabular} \\
\hline 000 & AX & EAX \\
001 & CX & ECX \\
010 & DX & EDX \\
011 & BX & EBX \\
100 & SP & ESP \\
101 & BP & EBP \\
110 & SI & ESI \\
111 & DI & EDI \\
\hline
\end{tabular}

Table B-3. Encoding of reg Field When w Field is Present in Instruction
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{\begin{tabular}{l} 
Register Specified by reg Field \\
During \\
16-Bit Data Operations
\end{tabular}} \\
\hline & \multicolumn{2}{|c|}{ Function of w Field } \\
\hline reg & When w = 0 & When \(\mathbf{w}=\mathbf{1}\) \\
\hline 000 & AL & AX \\
001 & CL & CX \\
010 & DL & DX \\
011 & BL & BX \\
100 & AH & SP \\
101 & CH & BP \\
110 & DH & SI \\
111 & BH & DI \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{\begin{tabular}{c} 
Register Specified by reg Field \\
During 32-Bit Data Operations
\end{tabular}} \\
\hline \multirow{3}{*}{ reg } & \multicolumn{2}{|c|}{ Function of w Field } \\
\cline { 2 - 3 } 000 & When \(\mathbf{w}=\mathbf{0}\) & When \(\mathbf{w}=\mathbf{1}\) \\
001 & AL & EAX \\
010 & CL & ECX \\
011 & DL & EDX \\
100 & BL & EBX \\
101 & AH & ESP \\
110 & CH & EBP \\
111 & DH & ESI \\
\hline
\end{tabular}

\section*{B.1.4.2 Reg Field (reg) for 64-Bit Mode}

Just like in non-64-bit modes, the reg field in the ModR/M byte specifies a generalpurpose register operand. The group of registers specified is modified by the presence of and state of the \(w\) bit in an encoding (refer to Section B.1.4.3). Table B-4 shows the encoding of the reg field when the \(w\) bit is not present in an encoding; Table B-5 shows the encoding of the reg field when the w bit is present.

Table B-4. Encoding of reg Field When w field is Not Present in Instruction
\begin{tabular}{|c|c|c|c|}
\hline reg Field & \begin{tabular}{c} 
Register Selected \\
during \\
16-Bit Data Operations
\end{tabular} & \begin{tabular}{c} 
Register Selected \\
during \\
32-Bit Data Operations
\end{tabular} & \begin{tabular}{c} 
Register Selected \\
during \\
64-Bit Data Operations
\end{tabular} \\
\hline 000 & AX & EAX & RAX \\
001 & CX & ECX & RCX \\
010 & DX & EDX & RDX \\
011 & BX & EBX & RBX \\
100 & SP & ESP & RSP \\
101 & BP & EBP & RBP \\
110 & SI & ESI & RSI \\
111 & DI & EDI & RDI \\
\hline
\end{tabular}

Table B-5. Encoding of reg Field When w Field is Present in Instruction
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{\begin{tabular}{l} 
Register Specified by reg Field \\
During \\
16-Bit Data Operations
\end{tabular}} \\
\hline & \multicolumn{2}{|c|}{ Function of w Field } \\
\hline reg & When \(\mathbf{w}=\mathbf{0}\) & When \(\mathbf{w}=\mathbf{1}\) \\
\hline 000 & AL & AX \\
001 & CL & CX \\
010 & DL & DX \\
011 & BL & BX \\
100 & \(\mathrm{AH}^{1}\) & SP \\
101 & CH & BP \\
110 & \(\mathrm{DH}^{1}\) & SI \\
111 & \(\mathrm{BH}^{1}\) & DI \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{\begin{tabular}{l} 
Register Specified by reg Field \\
During 32-Bit Data Operations
\end{tabular}} \\
\hline \multirow{3}{*}{ reg } & \multicolumn{2}{|c|}{ Function of w Field } \\
\cline { 2 - 3 } 000 & When \(\mathbf{w}=\mathbf{0}\) & When \(\mathbf{w}=\mathbf{1}\) \\
001 & AL & EAX \\
010 & CL & ECX \\
011 & DL & EDX \\
100 & BL & EBX \\
101 & \(\mathrm{AH}^{\star}\) & ESP \\
110 & \(\mathrm{CH}^{\star}\) & EBP \\
111 & \(\mathrm{DH}^{\star}\) & ESI \\
\hline
\end{tabular}

NOTES:
1. \(\mathrm{AH}, \mathrm{CH}, \mathrm{DH}, \mathrm{BH}\) can not be encoded when REX prefix is used. Such an expression defaults to the low byte.

\section*{B.1.4.3 Encoding of Operand Size (w) Bit}

The current operand-size attribute determines whether the processor is performing 16 -bit, 32 -bit or 64 -bit operations. Within the constraints of the current operand-size attribute, the operand-size bit (w) can be used to indicate operations on 8 -bit operands or the full operand size specified with the operand-size attribute. Table B-6 shows the encoding of the w bit depending on the current operand-size attribute.

Table B-6. Encoding of Operand Size (w) Bit
\begin{tabular}{|c|c|c|}
\hline w Bit & \begin{tabular}{c} 
Operand Size When \\
Operand-Size Attribute is \(\mathbf{1 6}\) Bits
\end{tabular} & \begin{tabular}{c} 
Operand Size When \\
Operand-Size Attribute is 32 Bits
\end{tabular} \\
\hline 0 & 8 Bits & 8 Bits \\
1 & 16 Bits & 32 Bits \\
\hline
\end{tabular}

\section*{B.1.4.4 Sign-Extend (s) Bit}

The sign-extend (s) bit occurs in instructions with immediate data fields that are being extended from 8 bits to 16 or 32 bits. See Table B-7.

Table B-7. Encoding of Sign-Extend (s) Bit
\begin{tabular}{|c|l|l|}
\hline s & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Effect on 8-Bit \\
Immediate Data
\end{tabular}} & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Effect on 16- or 32-Bit \\
Immediate Data
\end{tabular}} \\
\hline 0 & None & None \\
1 & Sign-extend to fill 16-bit or 32-bit destination & None \\
\hline
\end{tabular}

\section*{B.1.4.5 Segment Register (sreg) Field}

When an instruction operates on a segment register, the reg field in the ModR/M byte is called the sreg field and is used to specify the segment register. Table B-8 shows the encoding of the sreg field. This field is sometimes a 2-bit field (sreg2) and other times a 3-bit field (sreg3).

Table B-8. Encoding of the Segment Register (sreg) Field
\begin{tabular}{|c|c|}
\hline 2-Bit sreg2 Field & \begin{tabular}{c} 
Segment Register \\
Selected
\end{tabular} \\
\hline 00 & ES \\
01 & CS \\
10 & SS \\
11 & DS \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline 3-Bit sreg3 Field & \begin{tabular}{c} 
Segment Register \\
Selected
\end{tabular} \\
\hline 000 & ES \\
001 & CS \\
010 & SS \\
011 & DS \\
100 & FS \\
101 & GS \\
110 & Reserved \(^{1}\) \\
111 & Reserved \\
\hline
\end{tabular}

NOTES:
1. Do not use reserved encodings.

\section*{B.1.4.6 Special-Purpose Register (eee) Field}

When control or debug registers are referenced in an instruction they are encoded in the eee field, located in bits 5 though 3 of the ModR/M byte (an alternate encoding of the sreg field). See Table B-9.

Table B-9. Encoding of Special-Purpose Register (eee) Field
\begin{tabular}{|c|c|c|}
\hline eee & Control Register & Debug Register \\
\hline 000 & CR0 & DR0 \\
001 & Reserved \(^{1}\) & DR1 \\
010 & CR2 & DR2 \\
011 & CR3 & DR3 \\
100 & CR4 & Reserved \\
101 & Reserved & Reserved \\
110 & Reserved & DR6 \\
111 & Reserved & DR7 \\
\hline
\end{tabular}

NOTES:
1. Do not use reserved encodings.

\section*{B.1.4.7 Condition Test (tttn) Field}

For conditional instructions (such as conditional jumps and set on condition), the condition test field (tttn) is encoded for the condition being tested. The ttt part of the field gives the condition to test and the n part indicates whether to use the condition ( \(n=0\) ) or its negation ( \(n=1\) ).
- For 1-byte primary opcodes, the tttn field is located in bits 3, 2, 1, and 0 of the opcode byte.
- For 2-byte primary opcodes, the tttn field is located in bits \(3,2,1\), and 0 of the second opcode byte.
Table B-10 shows the encoding of the tttn field.

Table B-10. Encoding of Conditional Test (tttn) Field
\begin{tabular}{|l|l|l|}
\hline tttn & \multicolumn{1}{|c|}{ Mnemonic } & \multicolumn{1}{|c|}{ Condition } \\
\hline 0000 & O & Overflow \\
0001 & NO & No overflow \\
0010 & B, NAE & Below, Not above or equal \\
0011 & NB, AE & Not below, Above or equal \\
0100 & E, Z & Equal, Zero \\
0101 & NE, NZ & Not equal, Not zero \\
0110 & BE, NA & Below or equal, Not above \\
0111 & NBE, A & Not below or equal, Above \\
1000 & S & Sign \\
1001 & NS & Not sign \\
1010 & P, PE & Parity, Parity Even \\
1011 & NP, PO & Not parity, Parity Odd \\
1100 & L, NGE & Less than, Not greater than or equal to \\
1101 & NL, GE & Not less than, Greater than or equal to \\
1110 & LE, NG & Less than or equal to, Not greater than \\
1111 & NLE, G & Not less than or equal to, Greater than \\
\hline
\end{tabular}

\section*{B.1.4.8 Direction (d) Bit}

In many two-operand instructions, a direction bit (d) indicates which operand is considered the source and which is the destination. See Table B-11.
- When used for integer instructions, the \(d\) bit is located at bit 1 of a 1-byte primary opcode. Note that this bit does not appear as the symbol "d" in Table B-13; the actual encoding of the bit as 1 or 0 is given.
- When used for floating-point instructions (in Table B-16), the \(d\) bit is shown as bit 2 of the first byte of the primary opcode.

Table B-11. Encoding of Operation Direction (d) Bit
\begin{tabular}{|c|l|l|}
\hline \(\mathbf{d}\) & \multicolumn{1}{|c|}{ Source } & \multicolumn{1}{|c|}{ Destination } \\
\hline 0 & reg Field & ModR/M or SIB Byte \\
1 & ModR/M or SIB Byte & reg Field \\
\hline
\end{tabular}

\section*{B.1.5 Other Notes}

Table B-12 contains notes on particular encodings. These notes are indicated in the tables shown in the following sections by superscripts.

Table B-12. Notes on Instruction Encoding
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Symbol } & \multicolumn{1}{c|}{ Note } \\
\hline A & A value of 11B in bits 7 and 6 of the ModR/M byte is reserved. \\
\hline B & A value of 01B (or 10B) in bits 7 and 6 of the ModR/M byte is reserved. \\
\hline
\end{tabular}

\section*{B. 2 GENERAL-PURPOSE INSTRUCTION FORMATS AND ENCODINGS FOR NON-64-BIT MODES}

Table B-13 shows machine instruction formats and encodings for general purpose instructions in non-64-bit modes.

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline AAA - ASCII Adjust after Addition & 00110111 \\
\hline AAD - ASCII Adjust AX before Division & 11010101 : 00001010 \\
\hline AAM - ASCII Adjust AX after Multiply & 11010100 : 00001010 \\
\hline AAS - ASCII Adjust AL after Subtraction & 00111111 \\
\hline \multicolumn{2}{|l|}{ADC - ADD with Carry} \\
\hline register1 to register2 & 0001 000w : 11 reg1 reg2 \\
\hline register2 to register1 & 0001 001w : 11 reg1 reg2 \\
\hline memory to register & 0001 001w : mod reg r/m \\
\hline register to memory & 0001 000w : mod reg r/m \\
\hline immediate to register & 1000 00sw : 11010 reg : immediate data \\
\hline immediate to AL, AX, or EAX & 0001 010w : immediate data \\
\hline immediate to memory & 1000 00sw : mod 010 r/m : immediate data \\
\hline \multicolumn{2}{|l|}{ADD - Add} \\
\hline register1 to register2 & 0000 000w : 11 reg1 reg2 \\
\hline register2 to register1 & 0000 001w : 11 reg1 reg2 \\
\hline memory to register & 0000001 w : mod reg r/m \\
\hline register to memory & 0000 000w : mod reg r/m \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline immediate to register & 1000 00sw : 11000 reg : immediate data \\
\hline immediate to AL, AX, or EAX & 0000 010w : immediate data \\
\hline immediate to memory & 1000 00sw : mod 000 r/m : immediate data \\
\hline \multicolumn{2}{|l|}{AND - Logical AND} \\
\hline register1 to register2 & 0010 000w : 11 reg1 reg2 \\
\hline register2 to register1 & 0010 001w : 11 reg1 reg2 \\
\hline memory to register & 0010 001w : mod reg r/m \\
\hline register to memory & 0010 000w : mod reg r/m \\
\hline immediate to register & 1000 00sw : 11100 reg : immediate data \\
\hline immediate to AL, AX, or EAX & 0010 010w : immediate data \\
\hline immediate to memory & 1000 00sw : mod 100 r/m : immediate data \\
\hline \multicolumn{2}{|l|}{ARPL - Adjust RPL Field of Selector} \\
\hline from register & 01100011 : 11 reg1 reg2 \\
\hline from memory & 01100011 : mod reg r/m \\
\hline BOUND - Check Array Against Bounds & 01100010 : mod \(^{\text {A }}\) reg r/m \\
\hline \multicolumn{2}{|l|}{BSF - Bit Scan Forward} \\
\hline register1, register2 & \(00001111: 10111100: 11\) reg1 reg2 \\
\hline memory, register & \(00001111: 10111100: m o d r e g ~ r / m ~\) \\
\hline \multicolumn{2}{|l|}{BSR - Bit Scan Reverse} \\
\hline register1, register2 & 0000 1111: 1011 1101: 11 reg1 reg2 \\
\hline memory, register & 00001111 : 10111101 : mod reg r/m \\
\hline BSWAP - Byte Swap & 00001111 : 11001 reg \\
\hline \multicolumn{2}{|l|}{BT - Bit Test} \\
\hline register, immediate & \[
00001111 \text { : } 10111010: 11100 \text { reg: imm8 }
\] data \\
\hline memory, immediate & \[
00001111 \text { : } 1011 \text { 1010: mod } 100 \mathrm{r} / \mathrm{m}: \text { imm8 }
\] data \\
\hline register1, register2 & 0000 1111: 10100011 : 11 reg2 reg1 \\
\hline memory, reg & 00001111 : 10100011 : mod reg r/m \\
\hline BTC - Bit Test and Complement & \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline register, immediate & 0000 1111: 1011 1010:11 111 reg: imm8 data \\
\hline memory, immediate & \(00001111: 10111010: \bmod 111 \mathrm{r} / \mathrm{m}: \operatorname{imm} 8\) data \\
\hline register1, register2 & 00001111 : 1011 1011: 11 reg2 reg1 \\
\hline memory, reg & 00001111 : 10111011 : mod reg r/m \\
\hline \multicolumn{2}{|l|}{BTR - Bit Test and Reset} \\
\hline register, immediate & 0000 1111: 1011 1010 : 11110 reg: imm8 data \\
\hline memory, immediate & 0000 1111:1011 1010:mod 110 r/m: imm8 data \\
\hline register 1, register2 & 00001111 : 10110011 : 11 reg2 reg1 \\
\hline memory, reg & 00001111 : 10110011 : mod reg r/m \\
\hline \multicolumn{2}{|l|}{BTS - Bit Test and Set} \\
\hline register, immediate & 0000 1111: 1011 1010: 11101 reg: imm8 data \\
\hline memory, immediate & 0000 1111: 1011 1010: \(\bmod 101 \mathrm{r} / \mathrm{m}: i m m 8\) data \\
\hline register1, register2 & 00001111 : 10101011 : 11 reg2 reg1 \\
\hline memory, reg & 00001111 : 10101011 : mod reg r/m \\
\hline \multicolumn{2}{|l|}{CALL - Call Procedure (in same segment)} \\
\hline direct & 11101000 : full displacement \\
\hline register indirect & 1111 1111:11010 reg \\
\hline memory indirect & 11111111 : mod \(010 \mathrm{r} / \mathrm{m}\) \\
\hline \multicolumn{2}{|l|}{CALL - Call Procedure (in other segment)} \\
\hline direct & 10011010 : unsigned full offset, selector \\
\hline indirect & 11111111 : mod 011 r/m \\
\hline CBW - Convert Byte to Word & 10011000 \\
\hline CDQ - Convert Doubleword to Qword & 10011001 \\
\hline CLC - Clear Carry Flag & 11111000 \\
\hline CLD - Clear Direction Flag & 11111100 \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline CLI - Clear Interrupt Flag & 11111010 \\
\hline CLTS - Clear Task-Switched Flag in CRO & 00001111 : 00000110 \\
\hline CMC - Complement Carry Flag & 11110101 \\
\hline \multicolumn{2}{|l|}{CMP - Compare Two Operands} \\
\hline register1 with register2 & 0011 100w : 11 reg1 reg2 \\
\hline register2 with register1 & 0011 101w : 11 reg1 reg2 \\
\hline memory with register & 0011 100w : mod reg r/m \\
\hline register with memory & 0011 101w : mod reg r/m \\
\hline immediate with register & 1000 00sw : 11111 reg : immediate data \\
\hline immediate with AL, AX, or EAX & 0011 110w : immediate data \\
\hline immediate with memory & 1000 00sw : mod 111 r/m : immediate data \\
\hline CMPS/CMPSB/CMPSW/CMPSD - Compare String Operands & 1010011 w \\
\hline \multicolumn{2}{|l|}{CMPXCHG - Compare and Exchange} \\
\hline register1, register2 & 00001111 : 1011 000w : 11 reg2 reg1 \\
\hline memory, register & 00001111 : 1011 000w : mod reg r/m \\
\hline CPUID - CPU Identification & 00001111 : 10100010 \\
\hline CWD - Convert Word to Doubleword & 10011001 \\
\hline CWDE - Convert Word to Doubleword & 10011000 \\
\hline DAA - Decimal Adjust AL after Addition & 00100111 \\
\hline DAS - Decimal Adjust AL after Subtraction & 00101111 \\
\hline \multicolumn{2}{|l|}{DEC - Decrement by 1} \\
\hline register & 1111 111w : 11001 reg \\
\hline register (alternate encoding) & 01001 reg \\
\hline memory & 1111 111w : mod 001 r/m \\
\hline \multicolumn{2}{|l|}{DIV - Unsigned Divide} \\
\hline AL, AX, or EAX by register & 1111 011w : 11110 reg \\
\hline AL, AX, or EAX by memory & 1111 011w : mod 110 r/m \\
\hline HLT - Halt & 11110100 \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline \multicolumn{2}{|l|}{IDIV - Signed Divide} \\
\hline AL, AX, or EAX by register & 1111 011w: 11111 reg \\
\hline AL, AX, or EAX by memory & 1111 011w : mod 111 r/m \\
\hline \multicolumn{2}{|l|}{IMUL - Signed Multiply} \\
\hline \(A L, A X\), or EAX with register & 1111 011w: 11101 reg \\
\hline \(A L, A X\), or EAX with memory & 1111 011w : mod 101 reg \\
\hline register1 with register2 & 0000 1111: 1010 1111 : 11 : reg1 reg2 \\
\hline register with memory & 00001111 : 10101111 : mod reg r/m \\
\hline register1 with immediate to register2 & 0110 10s1 : 11 reg1 reg2 : immediate data \\
\hline memory with immediate to register & 0110 10s1 : mod reg r/m : immediate data \\
\hline \multicolumn{2}{|l|}{IN - Input From Port} \\
\hline fixed port & 1110 010w : port number \\
\hline variable port & 1110 110w \\
\hline \multicolumn{2}{|l|}{INC - Increment by 1} \\
\hline reg & 1111 111w : 11000 reg \\
\hline reg (alternate encoding) & 01000 reg \\
\hline memory & 1111 111w : mod 000 r/m \\
\hline INS - Input from DX Port & 0110 110w \\
\hline INT n - Interrupt Type n & 11001101 : type \\
\hline INT - Single-Step Interrupt 3 & 11001100 \\
\hline INTO - Interrupt 4 on Overflow & 11001110 \\
\hline INVD - Invalidate Cache & 0000 1111:0000 1000 \\
\hline INVLPG - Invalidate TLB Entry & 00001111 : \(00000001: m o d 111\) /m \\
\hline IRET/IRETD - Interrupt Return & 11001111 \\
\hline \multicolumn{2}{|l|}{Jcc - Jump if Condition is Met} \\
\hline 8-bit displacement & 0111 tttn : 8-bit displacement \\
\hline full displacement & 00001111 : 1000 tttn : full displacement \\
\hline JCXZ/JECXZ - Jump on CXIECX Zero Address-size prefix differentiates JCXZ and JECXZ & 11100011 : 8-bit displacement \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{JMP - Unconditional Jump (to same segment)} \\
\hline short & 11101011 : 8-bit displacement \\
\hline direct & 11101001 : full displacement \\
\hline register indirect & 1111 1111:11100 reg \\
\hline memory indirect & 11111111 : mod 100 r/m \\
\hline \multicolumn{2}{|l|}{JMP - Unconditional Jump (to other segment)} \\
\hline direct intersegment & 11101010 : unsigned full offset, selector \\
\hline indirect intersegment & 11111111 : mod 101 r/m \\
\hline LAHF - Load Flags into AHRegister & 10011111 \\
\hline \multicolumn{2}{|l|}{LAR - Load Access Rights Byte} \\
\hline from register & 0000 1111:0000 0010: 11 reg1 reg2 \\
\hline from memory & 00001111 : 00000010 : mod reg r/m \\
\hline LDS - Load Pointer to DS & 11000101 : \(\mathrm{mod}^{\text {A,B }}\) reg r/m \\
\hline LEA - Load Effective Address & 10001101 : mod \(^{\text {A }}\) reg r/m \\
\hline LEAVE - High Level Procedure Exit & 11001001 \\
\hline LES - Load Pointer to ES & 11000100 : mod \({ }^{\text {A,B }}\) reg r/m \\
\hline LFS - Load Pointer to FS & 00001111 : \(10110100:\) mod \(^{\text {A }}\) reg r/m \\
\hline LGDT - Load Global Descriptor Table Register & 00001111 : \(00000001: \mathrm{mod}^{\text {A }} 010 \mathrm{r} / \mathrm{m}\) \\
\hline LGS - Load Pointer to GS & 00001111 : 10110101 : \(\mathrm{mod}^{\text {A }}\) reg r/m \\
\hline LIDT - Load Interrupt Descriptor Table Register & 00001111 : \(00000001:\) mod \(^{\text {A }} 011\) r/m \\
\hline \multicolumn{2}{|l|}{LLDT - Load Local Descriptor Table Register} \\
\hline LDTR from register & 00001111 : 00000000 : 11010 reg \\
\hline LDTR from memory & 00001111 : \(00000000: \bmod 010\) r/m \\
\hline \multicolumn{2}{|l|}{LMSW - Load Machine Status Word} \\
\hline from register & 00001111 : 00000001 : 11110 reg \\
\hline from memory & 00001111 : \(00000001: \bmod 110\) r/m \\
\hline LOCK - Assert LOCK\# Signal Prefix & 11110000 \\
\hline LODS/LODSB/LODSW/LODSD - Load String Operand & 1010 110w \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline LOOP - Loop Count & 11100010 : 8-bit displacement \\
\hline LOOPZ/LOOPE - Loop Count while Zero/Equal & 11100001 : 8-bit displacement \\
\hline LOOPNZ/LOOPNE - Loop Count while not Zero/Equal & 11100000 : 8-bit displacement \\
\hline LSL - Load Segment Limit & \\
\hline from register & 0000 1111:0000 0011: 11 reg1 reg2 \\
\hline from memory & 00001111 : 00000011 : mod reg r/m \\
\hline LSS - Load Pointer to SS & 00001111 : \(10110010: \mathrm{mod}^{\text {A }}\) reg r/m \\
\hline LTR - Load Task Register & \\
\hline from register & 0000 1111:0000 0000:11011 reg \\
\hline from memory & 00001111 : \(00000000: \bmod 011\) r/m \\
\hline MOV - Move Data & \\
\hline register1 to register2 & 1000 100w : 11 reg1 reg2 \\
\hline register2 to register1 & 1000 101w : 11 reg1 reg2 \\
\hline memory to reg & 1000 101w : mod reg r/m \\
\hline reg to memory & 1000 100w : mod reg r/m \\
\hline immediate to register & 1100 011w : 11000 reg : immediate data \\
\hline immediate to register (alternate encoding) & 1011 w reg : immediate data \\
\hline immediate to memory & 1100011 w : \(\mathrm{mod} 000 \mathrm{r} / \mathrm{m}\) : immediate data \\
\hline memory to AL, AX, or EAX & 1010 000w : full displacement \\
\hline AL, AX, or EAX to memory & 1010001 w : full displacement \\
\hline MOV - Move to/from Control Registers & \\
\hline CRO from register & 00001111 : 0010 0010: 11000 reg \\
\hline CR2 from register & 0000 1111:0010 0010: 11 010reg \\
\hline CR3 from register & 0000 1111:0010 0010: 11011 reg \\
\hline CR4 from register & 0000 1111:0010 0010: 11100 reg \\
\hline register from CRO-CR4 & 0000 1111:0010 0000:11 eee reg \\
\hline \multicolumn{2}{|l|}{MOV - Move to/from Debug Registers} \\
\hline DR0-DR3 from register & 00001111 : 00100011 : 11 eee reg \\
\hline DR4-DR5 from register & 00001111 : 00100011 : 11 eee reg \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline DR6-DR7 from register & 00001111 : 0010 0011: 11 eee reg \\
\hline register from DR6-DR7 & 0000 1111:0010 0001: 11 eee reg \\
\hline register from DR4-DR5 & 00001111 : 0010 0001:11 eee reg \\
\hline register from DR0-DR3 & 0000 1111:0010 0001: 11 eee reg \\
\hline \multicolumn{2}{|l|}{MOV - Move to/from Segment Registers} \\
\hline register to segment register & 10001110 : 11 sreg3 reg \\
\hline register to SS & 10001110 : 11 sreg3 reg \\
\hline memory to segment reg & 10001110 : mod sreg3 r/m \\
\hline memory to SS & 10001110 : mod sreg3 r/m \\
\hline segment register to register & 10001100 : 11 sreg3 reg \\
\hline segment register to memory & 10001100 : mod sreg3 r/m \\
\hline \multicolumn{2}{|l|}{MOVBE - Move data after swapping bytes} \\
\hline memory to register & 0000 1111:0011 1000:1111 0000 : mod reg r/m \\
\hline register to memory & 0000 1111:0011 1000:1111 0001 : mod reg r/m \\
\hline MOVS/MOVSB/MOVSW/MOVSD - Move Data from String to String & 1010 010w \\
\hline \multicolumn{2}{|l|}{MOVSX - Move with Sign-Extend} \\
\hline memory to reg & 00001111 : 1011 111w : mod reg r/m \\
\hline \multicolumn{2}{|l|}{MOVZX - Move with Zero-Extend} \\
\hline register2 to register1 & 00001111 : 1011 011w : 11 reg1 reg2 \\
\hline memory to register & 0000 1111: 1011 011w : mod reg r/m \\
\hline \multicolumn{2}{|l|}{MUL - Unsigned Multiply} \\
\hline \(A L, A X\) or EAX with register & 1111 011w : 11100 reg \\
\hline \(A L, A X\), or EAX with memory & 1111 011w : mod 100 r/m \\
\hline \multicolumn{2}{|l|}{NEG - Two's Complement Negation} \\
\hline register & 1111 011w : 11011 reg \\
\hline memory & 1111 011w : mod 011 r/m \\
\hline NOP - No Operation & 10010000 \\
\hline NOP - Multi-byte No Operation \({ }^{1}\) & \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline register & 000011110001 1111:11000 reg \\
\hline memory & 0000111100011111 : mod 000 r/m \\
\hline \multicolumn{2}{|l|}{NOT - One's Complement Negation} \\
\hline register & 1111 011w: 11010 reg \\
\hline memory & 1111 011w : mod 010 r/m \\
\hline \multicolumn{2}{|l|}{OR - Logical Inclusive OR} \\
\hline register1 to register2 & 0000 100w : 11 reg1 reg2 \\
\hline register2 to register1 & 0000 101w : 11 reg1 reg2 \\
\hline memory to register & 0000 101w : mod reg r/m \\
\hline register to memory & 0000 100w : mod reg r/m \\
\hline immediate to register & 1000 00sw : 11001 reg : immediate data \\
\hline immediate to AL, AX, or EAX & 0000 110w : immediate data \\
\hline immediate to memory & 1000 00sw : mod 001 r/m : immediate data \\
\hline \multicolumn{2}{|l|}{OUT - Output to Port} \\
\hline fixed port & 1110 011w : port number \\
\hline variable port & 1110 111w \\
\hline OUTS - Output to DX Port & 0110 111w \\
\hline \multicolumn{2}{|l|}{POP - Pop a Word from the Stack} \\
\hline register & 1000 1111:11000 reg \\
\hline register (alternate encoding) & 01011 reg \\
\hline memory & 10001111 : mod 000 r/m \\
\hline \multicolumn{2}{|l|}{POP - Pop a Segment Register from the Stack (Note: CS cannot be sreg2 in this usage.)} \\
\hline segment register DS, ES & 000 sreg2 111 \\
\hline segment register SS & 000 sreg2 111 \\
\hline segment register FS, GS & 0000 1111:10 sreg3 001 \\
\hline POPA/POPAD - Pop All General Registers & 01100001 \\
\hline POPF/POPFD - Pop Stack into FLAGS or EFLAGS Register & 10011101 \\
\hline PUSH - Push Operand onto the Stack & \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline register & 1111 1111:11110 reg \\
\hline register (alternate encoding) & 01010 reg \\
\hline memory & 11111111 : mod 110 r/m \\
\hline immediate & 0110 10s0 : immediate data \\
\hline \multicolumn{2}{|l|}{PUSH - Push Segment Register onto the Stack} \\
\hline segment register CS,DS,ES,SS & 000 sreg2 110 \\
\hline segment register FS,GS & 0000 1111: 10 sreg3 000 \\
\hline PUSHA/PUSHAD - Push All General Registers & 01100000 \\
\hline PUSHF/PUSHFD - Push Flags Register onto the Stack & 10011100 \\
\hline \multicolumn{2}{|l|}{RCL - Rotate thru Carry Left} \\
\hline register by 1 & 1101 000w : 11010 reg \\
\hline memory by 1 & 1101 000w : mod 010 r/m \\
\hline register by CL & 1101 001w : 11010 reg \\
\hline memory by CL & 1101 001w : mod 010 r/m \\
\hline register by immediate count & 1100 000w : 11010 reg : imm8 data \\
\hline memory by immediate count & 1100 000w : mod 010 r/m : imm8 data \\
\hline \multicolumn{2}{|l|}{RCR - Rotate thru Carry Right} \\
\hline register by 1 & 1101 000w : 11011 reg \\
\hline memory by 1 & 1101 000w : mod 011 r/m \\
\hline register by CL & 1101 001w: 11011 reg \\
\hline memory by CL & 1101 001w : mod 011 r/m \\
\hline register by immediate count & 1100 000w : 11011 reg : imm8 data \\
\hline memory by immediate count & 1100 000w : mod 011 r/m : imm8 data \\
\hline RDMSR - Read from Model-Specific Register & 00001111 : 00110010 \\
\hline RDPMC - Read Performance Monitoring Counters & 00001111 : 00110011 \\
\hline RDTSC - Read Time-Stamp Counter & 00001111 : 00110001 \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline RDTSCP - Read Time-Stamp Counter and Processor ID & 00001111 : \(00000001: 11111001\) \\
\hline REP INS - Input String & 11110011:0110 110w \\
\hline REP LODS - Load String & 1111 0011: 1010 110w \\
\hline REP MOVS - Move String & 1111 0011: \(1010010 w\) \\
\hline REP OUTS - Output String & 11110011:0110 111w \\
\hline REP STOS - Store String & 1111 0011: 1010 101w \\
\hline REPE CMPS - Compare String & 11110011: \(1010011 w\) \\
\hline REPE SCAS - Scan String & 11110011: 1010 111w \\
\hline REPNE CMPS - Compare String & 11110010: 1010 011w \\
\hline REPNE SCAS - Scan String & 11110010: 1010 111w \\
\hline \multicolumn{2}{|l|}{RET - Return from Procedure (to same segment)} \\
\hline no argument & 11000011 \\
\hline adding immediate to SP & 11000010 : 16-bit displacement \\
\hline \multicolumn{2}{|l|}{RET - Return from Procedure (to other segment)} \\
\hline intersegment & 11001011 \\
\hline adding immediate to SP & 1100 1010: 16-bit displacement \\
\hline \multicolumn{2}{|l|}{ROL - Rotate Left} \\
\hline register by 1 & 1101 000w : 11000 reg \\
\hline memory by 1 & 1101 000w : mod 000 r/m \\
\hline register by CL & 1101 001w : 11000 reg \\
\hline memory by CL & 1101 001w : mod 000 r/m \\
\hline register by immediate count & 1100 000w : 11000 reg : imm8 data \\
\hline memory by immediate count & 1100 000w : mod 000 r/m : imm8 data \\
\hline \multicolumn{2}{|l|}{ROR - Rotate Right} \\
\hline register by 1 & 1101 000w : 11001 reg \\
\hline memory by 1 & 1101 000w : mod 001 r/m \\
\hline register by CL & 1101 001w : 11001 reg \\
\hline memory by CL & 1101 001w : mod 001 r/m \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline register by immediate count & 1100 000w : 11001 reg : imm8 data \\
\hline memory by immediate count & 1100 000w : mod 001 r/m : imm8 data \\
\hline RSM - Resume from System Management Mode & 00001111 : 10101010 \\
\hline SAHF - Store AH into Flags & 10011110 \\
\hline SAL - Shift Arithmetic Left & same instruction as SHL \\
\hline SAR - Shift Arithmetic Right & \\
\hline register by 1 & 1101 000w: 11111 reg \\
\hline memory by 1 & 1101 000w : mod 111 r/m \\
\hline register by CL & 1101 001w: 11111 reg \\
\hline memory by CL & 1101 001w : mod 111 r/m \\
\hline register by immediate count & 1100 000w : 11111 reg : imm8 data \\
\hline memory by immediate count & 1100 000w : mod 111 r/m : imm8 data \\
\hline SBB - Integer Subtraction with Borrow & \\
\hline register1 to register2 & 0001 100w : 11 reg1 reg2 \\
\hline register2 to register1 & 0001 101w : 11 reg1 reg2 \\
\hline memory to register & 0001 101w : mod reg r/m \\
\hline register to memory & 0001 100w : mod reg r/m \\
\hline immediate to register & 1000 00sw : 11011 reg : immediate data \\
\hline immediate to AL, AX, or EAX & 0001 110w : immediate data \\
\hline immediate to memory & 1000 00sw : mod 011 r/m : immediate data \\
\hline SCAS/SCASB/SCASW/SCASD - Scan String & 1010 111w \\
\hline SETcc - Byte Set on Condition & \\
\hline register & 0000 1111: 1001 tttn : 11000 reg \\
\hline memory & 00001111 : \(1001 \mathrm{tttn}: \bmod 000\) r/m \\
\hline SGDT - Store Global Descriptor Table Register & 00001111 : \(00000001:\) mod \(^{\text {A }} 000 \mathrm{r} / \mathrm{m}\) \\
\hline SHL - Shift Left & \\
\hline register by 1 & 1101 000w : 11100 reg \\
\hline memory by 1 & 1101 000w : mod 100 r/m \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline register by CL & 1101 001w: 11100 reg \\
\hline memory by CL & 1101 001w : mod 100 r/m \\
\hline register by immediate count & 1100 000w : 11100 reg : imm8 data \\
\hline memory by immediate count & 1100 000w : mod 100 r/m : imm8 data \\
\hline \multicolumn{2}{|l|}{SHLD - Double Precision Shift Left} \\
\hline register by immediate count & 00001111 : \(10100100: 11\) reg2 reg1 : imm8 \\
\hline memory by immediate count &  \\
\hline register by CL & 0000 1111: 10100101 : 11 reg2 reg1 \\
\hline memory by CL & 00001111 : 10100101 : mod reg r/m \\
\hline \multicolumn{2}{|l|}{SHR - Shift Right} \\
\hline register by 1 & 1101 000w : 11101 reg \\
\hline memory by 1 & 1101 000w : mod 101 r/m \\
\hline register by CL & 1101 001w: 11101 reg \\
\hline memory by CL & 1101 001w : mod 101 r/m \\
\hline register by immediate count & 1100 000w : 11101 reg : imm8 data \\
\hline memory by immediate count & 1100 000w : mod 101 r/m : imm8 data \\
\hline \multicolumn{2}{|l|}{SHRD - Double Precision Shift Right} \\
\hline register by immediate count & 0000 1111: 10101100 : 11 reg2 reg1 : imm8 \\
\hline memory by immediate count &  \\
\hline register by CL & 0000 1111: 10101101 : 11 reg2 reg1 \\
\hline memory by CL & 00001111 : 10101101 : mod reg r/m \\
\hline SIDT - Store Interrupt Descriptor Table Register & 00001111 : \(00000001:\) mod \(^{\text {A }} 001\) r/m \\
\hline \multicolumn{2}{|l|}{SLDT - Store Local Descriptor Table Register} \\
\hline to register & 0000 1111:0000 0000: 11000 reg \\
\hline to memory & 00001111 : 00000000 : mod 000 r/m \\
\hline \multicolumn{2}{|l|}{SMSW - Store Machine Status Word} \\
\hline to register & 0000 1111:0000 0001: 11100 reg \\
\hline to memory & 00001111 : 00000001 : mod 100 r/m \\
\hline STC - Set Carry Flag & 11111001 \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline STD - Set Direction Flag & 11111101 \\
\hline STI - Set Interrupt Flag & 11111011 \\
\hline STOS/STOSB/STOSW/STOSD - Store String Data & 1010 101w \\
\hline \multicolumn{2}{|l|}{STR - Store Task Register} \\
\hline to register & 00001111 : 00000000 : 11001 reg \\
\hline to memory & 00001111 : \(00000000: \bmod 001\) r/m \\
\hline \multicolumn{2}{|l|}{SUB - Integer Subtraction} \\
\hline register1 to register2 & 0010 100w : 11 reg1 reg2 \\
\hline register2 to register1 & 0010 101w : 11 reg1 reg2 \\
\hline memory to register & 0010 101w : mod reg r/m \\
\hline register to memory & 0010 100w : mod reg r/m \\
\hline immediate to register & 1000 00sw : 11101 reg : immediate data \\
\hline immediate to AL, AX, or EAX & 0010 110w : immediate data \\
\hline immediate to memory & 1000 00sw : mod 101 r/m : immediate data \\
\hline \multicolumn{2}{|l|}{TEST - Logical Compare} \\
\hline register1 and register2 & 1000 010w : 11 reg1 reg2 \\
\hline memory and register & 1000 010w : mod reg r/m \\
\hline immediate and register & 1111 011w : 11000 reg : immediate data \\
\hline immediate and AL, AX, or EAX & 1010 100w : immediate data \\
\hline immediate and memory & 1111 011w : mod 000 r/m : immediate data \\
\hline UD2 - Undefined instruction & 0000 FFFF : 00001011 \\
\hline \multicolumn{2}{|l|}{VERR - Verify a Segment for Reading} \\
\hline register & 00001111 : \(00000000: 11100\) reg \\
\hline memory & 00001111 : \(00000000: \bmod 100\) r/m \\
\hline \multicolumn{2}{|l|}{VERW - Verify a Segment for Writing} \\
\hline register & 00001111 : 00000000 : 11101 reg \\
\hline memory & \(00001111: 00000000: \bmod 101\) r/m \\
\hline WAIT - Wait & 10011011 \\
\hline
\end{tabular}

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline WBINVD - Writeback and Invalidate Data Cache & 00001111 : 00001001 \\
\hline WRMSR - Write to Model-Specific Register & 00001111 : 00110000 \\
\hline \multicolumn{2}{|l|}{XADD - Exchange and Add} \\
\hline register1, register2 & 00001111 : 1100 000w : 11 reg2 reg1 \\
\hline memory, reg & 00001111 : 1100 000w : mod reg r/m \\
\hline \multicolumn{2}{|l|}{XCHG - Exchange Register/Memory with Register} \\
\hline register1 with register2 & 1000 011w : 11 reg1 reg2 \\
\hline AX or EAX with reg & 10010 reg \\
\hline memory with reg & 1000 011w : mod reg r/m \\
\hline XLAT/XLATB - Table Look-up Translation & 11010111 \\
\hline \multicolumn{2}{|l|}{XOR - Logical Exclusive OR} \\
\hline register1 to register2 & 0011 000w : 11 reg1 reg2 \\
\hline register2 to register1 & 0011 001w : 11 reg1 reg2 \\
\hline memory to register & 0011 001w : mod reg r/m \\
\hline register to memory & 0011 000w : mod reg r/m \\
\hline immediate to register & 1000 00sw : 11110 reg : immediate data \\
\hline immediate to AL, AX, or EAX & 0011 010w : immediate data \\
\hline immediate to memory & 1000 00sw : mod 110 r/m : immediate data \\
\hline \multicolumn{2}{|l|}{Prefix Bytes} \\
\hline address size & 01100111 \\
\hline LOCK & 11110000 \\
\hline operand size & 01100110 \\
\hline CS segment override & 00101110 \\
\hline DS segment override & 00111110 \\
\hline ES segment override & 00100110 \\
\hline FS segment override & 01100100 \\
\hline GS segment override & 01100101 \\
\hline SS segment override & 00110110 \\
\hline
\end{tabular}

NOTES:
1. The multi-byte NOP instruction does not alter the content of the register and will not issue a memory operation.

\section*{B.2.1 General Purpose Instruction Formats and Encodings for 64-Bit Mode}

Table B-15 shows machine instruction formats and encodings for general purpose instructions in 64-bit mode.

Table B-14. Special Symbols
\begin{tabular}{|l|l|}
\hline Symbol & Application \\
\hline S & If the value of REX.W. is 1, it overrides the presence of 66H. \\
\hline w & The value of bit W. in REX is has no effect. \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline ADC - ADD with Carry & \\
\hline register1 to register2 & 0100 OROB : 0001 000w : 11 reg1 reg2 \\
\hline qwordregister1 to qwordregister2 & 0100 1ROB : 00010001 : 11 qwordreg1 qwordreg2 \\
\hline register2 to register1 & 0100 OR0B : 0001 001w : 11 reg1 reg2 \\
\hline qwordregister1 to qwordregister2 & 0100 1ROB: 00010011 : 11 qwordreg1 qwordreg2 \\
\hline memory to register & 0100 ORXB : 0001001 w : mod reg r/m \\
\hline memory to qwordregister & 0100 1RXB : 00010011 : mod qwordreg r/m \\
\hline register to memory & 0100 ORXB : 0001 000w : mod reg r/m \\
\hline qwordregister to memory & 0100 1RXB : 00010001 : mod qwordreg r/m \\
\hline immediate to register & 0100 000B: 1000 00sw : 11010 reg : immediate \\
\hline immediate to qwordregister & 0100 100B: 10000001 : 11010 qwordreg : imm32 \\
\hline immediate to qwordregister & 0100 1ROB : 10000011 : 11010 qwordreg : imm8 \\
\hline immediate to \(\mathrm{AL}, \mathrm{AX}\), or EAX & 0001 010w : immediate data \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline immediate to RAX & \(01001000: 00000101\) : imm32 \\
\hline immediate to memory & 0100 00XB : 1000 00sw : mod 010 r/m : immediate \\
\hline immediate32 to memory64 & 0100 10XB : \(10000001: \bmod 010\) r/m : imm32 \\
\hline immediate8 to memory64 & 0100 10XB : \(10000031: \bmod 010\) r/m : imm8 \\
\hline \multicolumn{2}{|l|}{ADD - Add} \\
\hline register1 to register2 & 0100 OROB : 0000 000w : 11 reg1 reg2 \\
\hline qwordregister1 to qwordregister2 & 0100 1ROB 0000 0000: 11 qwordreg 1 qwordreg2 \\
\hline register2 to register1 & 0100 OROB : 0000 001w : 11 reg1 reg2 \\
\hline qwordregister1 to qwordregister2 & 0100 1ROB 00000010 : 11 qwordreg 1 qwordreg2 \\
\hline memory to register & 0100 ORXB : 0000 001w : mod reg r/m \\
\hline memory64 to qwordregister & 0100 1RXB : 00000000 : mod qwordreg r/m \\
\hline register to memory & 0100 ORXB : 0000 000w : mod reg r/m \\
\hline qwordregister to memory64 & 0100 1RXB : 00000011 : mod qwordreg r/m \\
\hline immediate to register & 0100 0000B : 1000 00sw : 11000 reg : immediate data \\
\hline immediate32 to qwordregister & 0100 100B: 1000 0001 : 11010 qwordreg : imm \\
\hline immediate to AL, AX, or EAX & 0000 010w : immediate8 \\
\hline immediate to RAX & 01001000 : 00000101 : imm32 \\
\hline immediate to memory & 0100 00XB : 1000 00sw : \(\bmod 000\) r/m : immediate \\
\hline immediate32 to memory64 & 0100 10XB : \(10000001: \bmod 010\) r/m : imm32 \\
\hline immediate8 to memory64 & 0100 10XB : 10000011 : mod 010 r/m : imm8 \\
\hline \multicolumn{2}{|l|}{AND - Logical AND} \\
\hline register1 to register2 & 0100 OROB 0010 000w : 11 reg1 reg2 \\
\hline qwordregister1 to qwordregister2 & 0100 1ROB 00100001 : 11 qwordreg 1 qwordreg2 \\
\hline register2 to register1 & 0100 OROB 0010 001w : 11 reg1 reg2 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline register1 to register2 & 0100 1ROB 00100011 : 11 qwordreg 1 qwordreg2 \\
\hline memory to register & 0100 ORXB 0010 001w : mod reg r/m \\
\hline memory64 to qwordregister & 0100 1RXB : 00100011 : mod qwordreg r/m \\
\hline register to memory & 0100 ORXB : 0010 000w : mod reg r/m \\
\hline qwordregister to memory64 & 0100 1RXB : 00100001 : mod qwordreg r/m \\
\hline immediate to register & 0100 000B: 1000 00sw : 11100 reg : immediate \\
\hline immediate32 to qwordregister & 0100 100B 10000001 : 11100 qwordreg : imm32 \\
\hline immediate to AL, AX, or EAX & 0010 010w : immediate \\
\hline immediate32 to RAX & 0100100000101001 : imm32 \\
\hline immediate to memory & 0100 00XB : 1000 00sw : mod 100 r/m : immediate \\
\hline immediate32 to memory64 & 0100 10XB: 10000001 : \(\bmod 100 \mathrm{r} / \mathrm{m}\) : immediate32 \\
\hline immediate8 to memory64 & ```
0100 10XB: 1000 0011 : mod 100 r/m :
imm8
``` \\
\hline \multicolumn{2}{|l|}{BSF - Bit Scan Forward} \\
\hline register1, register2 & 0100 OROB 0000 1111: 1011 1100: 11 reg1 reg2 \\
\hline qwordregister 1, qwordregister2 & 0100 1ROB 00001111 : 10111100 : 11 qwordreg1 qwordreg2 \\
\hline memory, register & 0100 ORXB 0000 1111: 1011 1100:mod reg r/m \\
\hline memory64, qwordregister & 0100 1RXB 0000 1111: 1011 1100 : \(\bmod\) qwordreg r/m \\
\hline \multicolumn{2}{|l|}{BSR - Bit Scan Reverse} \\
\hline register1, register2 & 0100 OROB 0000 1111: 1011 1101: 11 reg1 reg2 \\
\hline qwordregister1, qwordregister2 & 0100 1ROB 0000 1111 : 1011 1101: 11 qwordreg1 qwordreg2 \\
\hline memory, register & 0100 ORXB 0000 1111:1011 1101 :mod reg r/m \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline memory64, qwordregister & 0100 1RXB 00001111 : 10111101 : mod qwordreg r/m \\
\hline BSWAP - Byte Swap & 00001111 : 11001 reg \\
\hline BSWAP - Byte Swap & 0100 100B 00001111 : 11001 qwordreg \\
\hline \multicolumn{2}{|l|}{BT - Bit Test} \\
\hline register, immediate & 0100 000B 00001111 : 1011 1010:11 100 reg: imm8 \\
\hline qwordregister, immediate8 & 0100 100B 1111 : 1011 1010: 11100 qwordreg: imm8 data \\
\hline memory, immediate & 0100 00XB 00001111 : 10111010 : mod 100 r/m : imm8 \\
\hline memory64, immediate8 & 0100 10XB 00001111 : 10111010 : mod \(100 \mathrm{r} / \mathrm{m}\) : imm8 data \\
\hline register1, register2 & 0100 OROB 0000 1111: 1010 0011: 11 reg2 reg1 \\
\hline qwordregister1, qwordregister2 & 0100 1ROB 00001111 : 10100011 : 11 qwordreg2 qwordreg1 \\
\hline memory, reg & 0100 ORXB 0000 1111: 1010 0011 : mod reg r/m \\
\hline memory, qwordreg & 0100 1RXB 00001111 : 10100011 : mod qwordreg r/m \\
\hline \multicolumn{2}{|l|}{BTC - Bit Test and Complement} \\
\hline register, immediate & 0100 000B 00001111 : 1011 1010:11 111 reg: imm8 \\
\hline qwordregister, immediate8 & 0100 100B 0000 1111: 1011 1010: 11111 qwordreg: imm8 \\
\hline memory, immediate & 0100 00XB 00001111 : 10111010 : mod 111 r/m : imm8 \\
\hline memory64, immediate8 & 0100 10XB 00001111 : 10111010 : mod 111 r/m : imm8 \\
\hline register1, register2 & 0100 OROB 0000 1111: 1011 1011: 11 reg2 reg1 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline qwordregister1, qwordregister2 & 0100 1ROB 00001111 : 1011 1011: 11 qwordreg2 qwordreg1 \\
\hline memory, register & 0100 ORXB 0000 1111: 1011 1011: mod reg r/m \\
\hline memory, qwordreg & 0100 1RXB 00001111 : 10111011 : \(\bmod\) qwordreg r/m \\
\hline \multicolumn{2}{|l|}{BTR - Bit Test and Reset} \\
\hline register, immediate & 0100 000B 0000 1111: 1011 1010:11 110 reg: imm8 \\
\hline qwordregister, immediate8 & 0100 100B 0000 1111: 1011 1010:11 110 qwordreg: imm8 \\
\hline memory, immediate & 0100 00XB 0000 1111: 10111010 : mod 110 r/m : imm8 \\
\hline memory64, immediate8 & 0100 10XB 00001111 : 10111010 : mod 110 r/m : imm8 \\
\hline register1, register2 & 0100 OROB 0000 1111: 1011 0011:11 reg2 reg1 \\
\hline qwordregister1, qwordregister2 & 0100 1ROB 00001111 : 10110011 : 11 qwordreg2 qwordreg1 \\
\hline memory, register & 0100 ORXB 0000 1111: 1011 0011 : mod reg r/m \\
\hline memory64, qwordreg & 0100 1RXB 00001111 : 10110011 : mod qwordreg \(\mathrm{r} / \mathrm{m}\) \\
\hline \multicolumn{2}{|l|}{BTS - Bit Test and Set} \\
\hline register, immediate & 0100 000B 0000 1111: 1011 1010:11 101 reg: imm8 \\
\hline qwordregister, immediate8 & 0100 100B 0000 1111: 1011 1010:11 101 qwordreg: imm8 \\
\hline memory, immediate & 0100 00XB 00001111 : 10111010 : mod 101 r/m : imm8 \\
\hline memory64, immediate8 & 0100 10XB 0000 1111: 1011 1010 : mod 101 r/m : imm8 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline register1, register2 & 0100 OROB 0000 1111: 1010 1011:11 reg2 reg1 \\
\hline qwordregister 1, qwordregister2 & 0100 1ROB 00001111 : 10101011 : 11 qwordreg2 qwordreg1 \\
\hline memory, register & 0100 ORXB 0000 1111: 1010 1011: mod reg r/m \\
\hline memory64, qwordreg & 0100 1RXB 00001111 : 10101011 : mod qwordreg r/m \\
\hline \multicolumn{2}{|l|}{CALL - Call Procedure (in same segment)} \\
\hline direct & 11101000 : displacement32 \\
\hline register indirect & 0100 WR00 \({ }^{\text {W }} 1111\) 1111:11010 reg \\
\hline memory indirect & 0100 WOXB \(^{\text {W }} 11111111: \bmod 010\) r/m \\
\hline \multicolumn{2}{|l|}{CALL - Call Procedure (in other segment)} \\
\hline indirect & 11111111 : mod 011 r/m \\
\hline indirect & \[
\begin{aligned}
& 010010 X B 0100100011111111: \bmod 011 \\
& \mathrm{r} / \mathrm{m}
\end{aligned}
\] \\
\hline CBW - Convert Byte to Word & 10011000 \\
\hline CDQ - Convert Doubleword to Qword+ & 10011001 \\
\hline CDQE - RAX, Sign-Extend of EAX & 0100100010011001 \\
\hline CLC - Clear Carry Flag & 11111000 \\
\hline CLD - Clear Direction Flag & 11111100 \\
\hline CLI - Clear Interrupt Flag & 11111010 \\
\hline CLTS - Clear Task-Switched Flag in CRO & 0000 1111:0000 0110 \\
\hline CMC - Complement Carry Flag & 11110101 \\
\hline \multicolumn{2}{|l|}{CMP - Compare Two Operands} \\
\hline register1 with register2 & 0100 OROB 0011 100w : 11 reg1 reg2 \\
\hline qwordregister1 with qwordregister2 & 0100 1ROB 0011 1001:11 qwordreg1 qwordreg2 \\
\hline register2 with register1 & 0100 OROB 0011 101w : 11 reg1 reg2 \\
\hline qwordregister2 with qwordregister1 & 0100 1ROB 0011 101w : 11 qwordreg1 qwordreg2 \\
\hline memory with register & 0100 ORXB 0011 100w : mod reg r/m \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline memory64 with qwordregister & 0100 1RXB 00111001 : mod qwordreg r/m \\
\hline register with memory & 0100 ORXB 0011 101w : mod reg r/m \\
\hline qwordregister with memory64 & 0100 1RXB 0011 101w1 : mod qwordreg r/m \\
\hline immediate with register & 0100 000B 1000 00sw : 11111 reg : imm \\
\hline immediate32 with qwordregister & 0100 100B 10000001 : 11111 qwordreg : imm64 \\
\hline immediate with AL, AX, or EAX & 0011 110w : imm \\
\hline immediate32 with RAX & 0100100000111101 : imm32 \\
\hline immediate with memory & 0100 00XB 1000 00sw : mod 111 r/m : imm \\
\hline immediate32 with memory64 & 0100 1RXB \(10000001: \bmod 111\) r/m : imm64 \\
\hline immediate8 with memory64 & 0100 1RXB 10000011 : mod 111 r/m : imm8 \\
\hline \multicolumn{2}{|l|}{CMPS/CMPSB/CMPSW/CMPSD/CMPSQ Compare String Operands} \\
\hline compare string operands [ X at DS:(E)SI with Y at ES:(E)DI ] & 1010 011w \\
\hline qword at address RSI with qword at address RDI & 0100100010100111 \\
\hline \multicolumn{2}{|l|}{CMPXCHG - Compare and Exchange} \\
\hline register1, register2 & 00001111 : 1011 000w : 11 reg2 reg1 \\
\hline byteregister1, byteregister2 & 0100 000B 00001111 : 10110000 : 11 bytereg2 reg1 \\
\hline qwordregister1, qwordregister2 & 0100 100B 00001111 : 10110001 : 11 qwordreg2 reg1 \\
\hline memory, register & 00001111 : 1011 000w : mod reg r/m \\
\hline memory8, byteregister & 0100 00XB 0000 1111: 10110000 : mod bytereg r/m \\
\hline memory64, qwordregister & 0100 10XB 00001111 : 10110001 : mod qwordreg r/m \\
\hline CPUID - CPU Identification & 00001111 : 10100010 \\
\hline CQO - Sign-Extend RAX & 0100100010011001 \\
\hline CWD - Convert Word to Doubleword & 10011001 \\
\hline CWDE - Convert Word to Doubleword & 10011000 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{DEC - Decrement by 1} \\
\hline register & 0100 000B 1111 111w : 11001 reg \\
\hline qwordregister & 0100 100B 11111111 : 11001 qwordreg \\
\hline memory & 0100 00XB 1111 111w : mod 001 r/m \\
\hline memory64 & 0100 10XB 11111111 : mod 001 r/m \\
\hline \multicolumn{2}{|l|}{DIV - Unsigned Divide} \\
\hline AL, AX, or EAX by register & 0100 000B 1111 011w : 11110 reg \\
\hline Divide RDX:RAX by qwordregister & 0100 100B 11110111 : 11110 qwordreg \\
\hline AL, AX, or EAX by memory & 0100 00XB \(1111011 \mathrm{w}: \bmod 110 \mathrm{r} / \mathrm{m}\) \\
\hline Divide RDX:RAX by memory64 & 0100 10XB 11110111 : mod 110 r/m \\
\hline ENTER - Make Stack Frame for High Level Procedure & 1100 1000: 16-bit displacement : 8-bit level (L) \\
\hline HLT - Halt & 11110100 \\
\hline \multicolumn{2}{|l|}{IDIV - Signed Divide} \\
\hline AL, AX, or EAX by register & 0100 000B 1111 011w : 11111 reg \\
\hline RDX:RAX by qwordregister & 0100 100B 11110111 : 11111 qwordreg \\
\hline AL, AX, or EAX by memory & 0100 00XB 1111 011w : mod 111 r/m \\
\hline RDX:RAX by memory64 & 0100 10XB 11110111 : mod 111 r/m \\
\hline \multicolumn{2}{|l|}{IMUL - Signed Multiply} \\
\hline AL, AX, or EAX with register & 0100 000B 1111 011w : 11101 reg \\
\hline RDX:RAX <- RAX with qwordregister & 0100 100B 11110111 : 11101 qwordreg \\
\hline \(A L, A X\), or EAX with memory & 0100 00XB 1111 011w : mod 101 r/m \\
\hline RDX:RAX <- RAX with memory64 & 0100 10XB 11110111 : mod 101 r/m \\
\hline register1 with register2 & 0000 1111: 1010 1111 : 11 : reg1 reg2 \\
\hline qwordregister1 <- qwordregister1 with qwordregister2 & 0100 1ROB 0000 1111: 1010 1111: 11: qwordreg1 qwordreg2 \\
\hline register with memory & 0100 ORXB 0000 1111: 1010 1111: mod reg r/m \\
\hline qwordregister <- qwordregister withmemory64 & 0100 1RXB 00001111 : 10101111 : mod qwordreg r/m \\
\hline register1 with immediate to register2 & 0100 OROB 0110 10s1 : 11 reg1 reg2 : imm \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline qwordregister 1 <- qwordregister2 with signextended immediate8 & 0100 1ROB 01101011 : 11 qwordreg1 qwordreg2 : imm8 \\
\hline qwordregister1 <- qwordregister2 with immediate32 & 0100 1ROB 0110 1001: 11 qwordreg1 qwordreg2 : imm32 \\
\hline memory with immediate to register & 0100 ORXB 0110 10s1 : mod reg r/m : imm \\
\hline qwordregister <- memory64 with signextended immediate8 & 0100 1RXB 01101011 : mod qwordreg \(\mathrm{r} / \mathrm{m}\) : imm8 \\
\hline qwordregister <- memory64 with immediate32 & 0100 1RXB 01101001 : mod qwordreg \(\mathrm{r} / \mathrm{m}\) : imm32 \\
\hline \multicolumn{2}{|l|}{IN - Input From Port} \\
\hline fixed port & 1110 010w : port number \\
\hline variable port & 1110 110w \\
\hline \multicolumn{2}{|l|}{INC - Increment by 1} \\
\hline reg & 0100 000B 1111 111w : 11000 reg \\
\hline qwordreg & 0100 100B 11111111 : 11000 qwordreg \\
\hline memory & 0100 00XB 1111111 w : \(\bmod 000 \mathrm{r} / \mathrm{m}\) \\
\hline memory64 & 0100 10XB 11111111 : mod 000 r/m \\
\hline INS - Input from DX Port & 0110 110w \\
\hline INT n - Interrupt Type n & 11001101 : type \\
\hline INT - Single-Step Interrupt 3 & 11001100 \\
\hline INTO - Interrupt 4 on Overflow & 11001110 \\
\hline INVD - Invalidate Cache & 00001111 : 00001000 \\
\hline INVLPG - Invalidate TLB Entry & 00001111 : 00000001 : mod 111 r/m \\
\hline IRETO - Interrupt Return & 11001111 \\
\hline \multicolumn{2}{|l|}{Jcc - Jump if Condition is Met} \\
\hline 8-bit displacement & 0111 tttn : 8-bit displacement \\
\hline displacements (excluding 16-bit relative offsets) & 00001111 : 1000 tttn : displacement32 \\
\hline \multicolumn{2}{|l|}{JCXZIJECXZ - Jump on CXIECX Zero} \\
\hline Address-size prefix differentiates JCXZ and JECXZ & 11100011 : 8-bit displacement \\
\hline JMP - Unconditional Jump (to same segment) & \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline short & 11101011 : 8-bit displacement \\
\hline direct & 11101001 : displacement32 \\
\hline register indirect & 0100 W00B \(^{\text {w }}\) : 11111111 : 11100 reg \\
\hline memory indirect & 0100 WOXB \(^{W}\) : 11111111 : mod 100 r/m \\
\hline \multicolumn{2}{|l|}{JMP - Unconditional Jump (to other segment)} \\
\hline indirect intersegment & 0100 00XB: 11111111 : \(\bmod 101 \mathrm{r} / \mathrm{m}\) \\
\hline 64-bit indirect intersegment & 0100 10XB : 11111111 : mod 101 r/m \\
\hline \multicolumn{2}{|l|}{LAR - Load Access Rights Byte} \\
\hline from register & 0100 OROB : 00001111 : 00000010 : 11 reg1 reg2 \\
\hline from dwordregister to qwordregister, masked by 00FxFFOOH & 0100 WROB : 0000 1111: 0000 0010: 11 qwordreg1 dwordreg2 \\
\hline from memory & 0100 ORXB : 00001111 : 00000010 : mod reg \(\mathrm{r} / \mathrm{m}\) \\
\hline from memory32 to qwordregister, masked by OOFxFFOOH & 0100 WRXB 00001111 : 00000010 : mod r/m \\
\hline \multicolumn{2}{|l|}{LEA - Load Effective Address} \\
\hline in wordregister/dwordregister & 0100 ORXB : \(10001101:\) mod \(^{\text {A }}\) reg r/m \\
\hline in qwordregister & 0100 1RXB : \(10001101:\) mod \(^{\text {A }}\) qwordreg r/m \\
\hline LEAVE - High Level Procedure Exit & 11001001 \\
\hline \multicolumn{2}{|l|}{LFS - Load Pointer to FS} \\
\hline FS:r16/r32 with far pointer from memory & \[
\begin{aligned}
& 0100 \text { ORXB : } 00001111: 10110100: \bmod ^{\mathrm{A}} \\
& \text { reg r/m }
\end{aligned}
\] \\
\hline FS:r64 with far pointer from memory & 0100 1RXB: 0000 1111: \(10110100:\) mod \(^{\text {A }}\) qwordreg r/m \\
\hline LGDT - Load Global Descriptor Table Register & \[
\begin{aligned}
& 0100 \text { 10XB : } 00001111: 00000001: \mathrm{mod}^{\mathrm{A}} \\
& 010 \mathrm{r} / \mathrm{m}
\end{aligned}
\] \\
\hline \multicolumn{2}{|l|}{LGS - Load Pointer to GS} \\
\hline GS:r16/r32 with far pointer from memory & \[
\begin{aligned}
& 0100 \text { ORXB : } 00001111: 10110101: \bmod ^{\mathrm{A}} \\
& \text { reg r/m }
\end{aligned}
\] \\
\hline GS:r64 with far pointer from memory & 0100 1RXB: 00001111 : 10110101 : mod \(^{A}\) qwordreg r/m \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline LIDT - Load Interrupt Descriptor Table Register & ```
0100 10XB:0000 1111:0000 0001 : mod A
011 r/m
``` \\
\hline \multicolumn{2}{|l|}{LLDT - Load Local Descriptor Table Register} \\
\hline LDTR from register & 0100 000B:0000 1111:0000 0000:11010 reg \\
\hline LDTR from memory & 0100 00XB:0000 1111:0000 0000 : mod 010 r/m \\
\hline \multicolumn{2}{|l|}{LMSW - Load Machine Status Word} \\
\hline from register & 0100 000B:0000 1111:00000001:11 110 reg \\
\hline from memory & 0100 00XB:0000 1111:0000 0001 : mod \(110 \mathrm{r} / \mathrm{m}\) \\
\hline LOCK - Assert LOCK\# Signal Prefix & 11110000 \\
\hline \multicolumn{2}{|l|}{LODS/LODSB/LODSW/LODSD/LODSQ - Load String Operand} \\
\hline at DS:(E)SI to AL/EAX/EAX & 1010 110w \\
\hline at (R)SI to RAX & 0100100010101101 \\
\hline \multicolumn{2}{|l|}{LOOP - Loop Count} \\
\hline if count ! \(=0,8\)-bit displacement & 11100010 \\
\hline if count !=0, RIP + 8-bit displacement signextended to 64-bits & 0100100011100010 \\
\hline \multicolumn{2}{|l|}{LOOPE - Loop Count while Zero/Equal} \\
\hline if count ! 0 \& \(\mathrm{ZF}=1,8\)-bit displacement & 11100001 \\
\hline if count ! \(=0\) \& ZF = 1, RIP + 8-bit displacement sign-extended to 64-bits & 0100100011100001 \\
\hline \multicolumn{2}{|l|}{LOOPNE/LOOPNZ - Loop Count while not Zero/Equal} \\
\hline if count ! \(=0\) \& ZF \(=0,8\)-bit displacement & 11100000 \\
\hline if count ! \(=0\) \& ZF \(=0\), RIP + 8-bit displacement sign-extended to 64-bits & 0100100011100000 \\
\hline \multicolumn{2}{|l|}{LSL - Load Segment Limit} \\
\hline from register & 00001111 : 00000011 : 11 reg1 reg2 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline from qwordregister & 0100 1R00 0000 1111: 0000 0011: 11 qwordreg1 reg2 \\
\hline from memory16 & 00001111 : 00000011 : mod reg r/m \\
\hline from memory64 & 0100 1RXB 00001111 : 00000011 : mod qwordreg r/m \\
\hline \multicolumn{2}{|l|}{LSS - Load Pointer to SS} \\
\hline SS:r16/r32 with far pointer from memory & \[
\begin{aligned}
& 0100 \text { ORXB: } 00001111: 10110010: \text { mod }^{A} \\
& \text { reg r/m }
\end{aligned}
\] \\
\hline SS:r64 with far pointer from memory & 0100 1WXB: 0000 1111: 1011 0010: mod \(^{A}\) qwordreg r/m \\
\hline \multicolumn{2}{|l|}{LTR - Load Task Register} \\
\hline from register & 0100 OR00:0000 1111:0000 0000:11 011 reg \\
\hline from memory & 0100 00XB : 00001111 : 00000000 : mod 011 r/m \\
\hline \multicolumn{2}{|l|}{MOV - Move Data} \\
\hline register1 to register2 & 0100 OROB : 1000 100w : 11 reg1 reg2 \\
\hline qwordregister1 to qwordregister2 & 0100 1ROB 10001001 : 11 qwordeg1 qwordreg2 \\
\hline register2 to register1 & 0100 OROB : 1000 101w : 11 reg1 reg2 \\
\hline qwordregister2 to qwordregister1 & 0100 1ROB 10001011 : 11 qwordreg 1 qwordreg2 \\
\hline memory to reg & 0100 ORXB : 1000 101w : mod reg r/m \\
\hline memory64 to qwordregister & 0100 1RXB 10001011 : mod qwordreg r/m \\
\hline reg to memory & 0100 ORXB : 1000 100w : mod reg r/m \\
\hline qwordregister to memory64 & 0100 1RXB 10001001 : mod qwordreg r/m \\
\hline immediate to register & 0100 000B : 1100011 w : 11000 reg : imm \\
\hline immediate32 to qwordregister (zero extend) & 0100 100B 11000111 : 11000 qwordreg : imm32 \\
\hline immediate to register (alternate encoding) & 0100 000B : 1011 w reg : imm \\
\hline immediate64 to qwordregister (alternate encoding) & 0100 100B 10111000 reg : imm64 \\
\hline immediate to memory & 0100 00XB : \(1100011 \mathrm{w}: \bmod 000 \mathrm{r} / \mathrm{m}: \mathrm{imm}\) \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline immediate32 to memory64 (zero extend) & 0100 10XB 11000111 : mod 000 r/m : imm32 \\
\hline memory to AL, AX, or EAX & 01000000 : 1010 000w : displacement \\
\hline memory64 to RAX & 0100100010100001 : displacement64 \\
\hline \(A L, A X\), or \(E A X\) to memory & 01000000 : 1010 001w : displacement \\
\hline RAX to memory64 & 0100100010100011 : displacement64 \\
\hline \multicolumn{2}{|l|}{MOV - Move to/from Control Registers} \\
\hline CRO-CR4 from register & \[
\begin{aligned}
& 0100 \text { OROB : } 00001111 \text { : } 00100010: 11 \text { eee } \\
& \text { reg (eee = CR\#) }
\end{aligned}
\] \\
\hline CRx from qwordregister & 0100 1ROB: 0000 1111:0010 0010: 11 eee qwordreg (Reee = CR\#) \\
\hline register from CRO-CR4 & 0100 OROB: 0000 1111:0010 0000: 11 eee reg (eee = CR\#) \\
\hline qwordregister from CRx & 0100 1ROB 0000 1111:0010 0000: 11 eee qwordreg (Reee = CR\#) \\
\hline \multicolumn{2}{|l|}{MOV - Move to/from Debug Registers} \\
\hline DR0-DR7 from register & \[
\begin{aligned}
& 00001111: 00100011: 11 \text { eee reg (eee = } \\
& \text { DR\#) }
\end{aligned}
\] \\
\hline DR0-DR7 from quadregister & \[
\begin{aligned}
& 0100 \text { 100B } 00001111 \text { : } 00100011 \text { : } 11 \text { eee } \\
& \text { reg (eee = DR\#) }
\end{aligned}
\] \\
\hline register from DRO-DR7 & \[
\begin{aligned}
& 00001111: 00100001: 11 \text { eee reg (eee = } \\
& \text { DR\#) }
\end{aligned}
\] \\
\hline quadregister from DR0-DR7 & 0100 100B 00001111 : 00100001 : 11 eee quadreg (eee = DR\#) \\
\hline \multicolumn{2}{|l|}{MOV - Move to/from Segment Registers} \\
\hline register to segment register & 0100 W00B \(^{\text {w }}\) : \(10001110: 11\) sreg reg \\
\hline register to SS & 0100 000B : 10001110 : 11 sreg reg \\
\hline memory to segment register & 0100 00XB : 10001110 : mod sreg r/m \\
\hline memory64 to segment register (lower 16 bits) & 0100 10XB 10001110 : mod sreg r/m \\
\hline memory to SS & 0100 00XB : 10001110 : mod sreg r/m \\
\hline segment register to register & 0100 000B : 10001100 : 11 sreg reg \\
\hline segment register to qwordregister (zero extended) & 0100 100B \(10001100: 11 \mathrm{sreg}\) qwordreg \\
\hline segment register to memory & 0100 00XB : 10001100 : mod sreg r/m \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline segment register to memory64 (zero extended) & 0100 10XB 10001100 : mod sreg3 r/m \\
\hline \multicolumn{2}{|l|}{MOVBE - Move data after swapping bytes} \\
\hline memory to register & 0100 ORXB: 0000 1111 : 0011 1000:1111 0000 : mod reg r/m \\
\hline memory64 to qwordregister & 0100 1RXB: 0000 1111 : 0011 1000:1111 0000 : mod reg r/m \\
\hline register to memory & 0100 ORXB:0000 1111 : 0011 1000:1111 0001 : mod reg r/m \\
\hline qwordregister to memory64 & 0100 1RXB:0000 1111:0011 1000:1111 0001 : mod reg r/m \\
\hline \multicolumn{2}{|l|}{MOVS/MOVSB/MOVSW/MOVSD/MOVSQ Move Data from String to String} \\
\hline Move data from string to string & 1010 010w \\
\hline Move data from string to string (qword) & 0100100010100101 \\
\hline \multicolumn{2}{|l|}{MOVSX/MOVSXD - Move with Sign-Extend} \\
\hline register2 to register1 & 0100 OROB: 0000 1111: 1011 111w: 11 reg1 reg2 \\
\hline byteregister2 to qwordregister1 (signextend) & 0100 1ROB 00001111 : 1011 1110:11 quadreg1 bytereg2 \\
\hline wordregister2 to qwordregister1 & 0100 1ROB 00001111 : 1011 1111: 11 quadreg1 wordreg2 \\
\hline dwordregister2 to qwordregister1 & 0100 1ROB 01100011 : 11 quadreg1 dwordreg2 \\
\hline memory to register & 0100 ORXB: 0000 1111: 1011 111w : mod reg r/m \\
\hline memory8 to qwordregister (sign-extend) & 0100 1RXB 00001111 : 10111110 : mod qwordreg r/m \\
\hline memory16 to qwordregister & 0100 1RXB 00001111 : 10111111 : mod qwordreg r/m \\
\hline memory32 to qwordregister & 0100 1RXB 01100011 : mod qwordreg r/m \\
\hline \multicolumn{2}{|l|}{MOVZX - Move with Zero-Extend} \\
\hline register2 to register1 & 0100 OROB: 00001111 : 1011 011w: 11 reg1 reg2 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline dwordregister2 to qwordregister1 & 0100 1ROB 00001111 : 10110111 : 11 qwordreg1 dwordreg2 \\
\hline memory to register & 0100 ORXB: 0000 1111: 1011 011w : mod reg \(\mathrm{r} / \mathrm{m}\) \\
\hline memory32 to qwordregister & 0100 1RXB 00001111 : 10110111 : mod qwordreg r/m \\
\hline \multicolumn{2}{|l|}{MUL - Unsigned Multiply} \\
\hline AL, AX, or EAX with register & 0100 000B : 1111011 w : 11100 reg \\
\hline RAX with qwordregister (to RDX:RAX) & 0100 100B 11110111 : 11100 qwordreg \\
\hline \(A L, A X\), or EAX with memory & 0100 00XB 1111 011w : mod 100 r/m \\
\hline RAX with memory64 (to RDX:RAX) & 0100 10XB 11110111 : mod 100 r/m \\
\hline \multicolumn{2}{|l|}{NEG - Two's Complement Negation} \\
\hline register & 0100 000B : 1111011 w : 11011 reg \\
\hline qwordregister & 0100 100B 11110111 : 11011 qwordreg \\
\hline memory & 0100 00XB : 1111 011w : mod 011 r/m \\
\hline memory64 & 0100 10XB 11110111 : mod 011 r/m \\
\hline NOP - No Operation & 10010000 \\
\hline \multicolumn{2}{|l|}{NOT - One's Complement Negation} \\
\hline register & 0100 000B : 1111011 w : 11010 reg \\
\hline qwordregister & 0100 000B 11110111 : 11010 qwordreg \\
\hline memory & 0100 00XB : 1111 011w : mod 010 r/m \\
\hline memory64 & 0100 1RXB 11110111 : mod 010 r/m \\
\hline \multicolumn{2}{|l|}{OR - Logical Inclusive OR} \\
\hline register1 to register2 & 0000 100w : 11 reg1 reg2 \\
\hline byteregister1 to byteregister2 & 0100 OROB 0000 1000: 11 bytereg1 bytereg2 \\
\hline qwordregister1 to qwordregister2 & 0100 1ROB 0000 1001: 11 qwordreg1 qwordreg2 \\
\hline register2 to register1 & 0000 101w : 11 reg1 reg2 \\
\hline byteregister2 to byteregister1 & 0100 OROB 0000 1010: 11 bytereg1 bytereg2 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline qwordregister2 to qwordregister1 & 0100 OROB 0000 1011: 11 qwordreg 1 qwordreg2 \\
\hline memory to register & 0000 101w : mod reg r/m \\
\hline memory8 to byteregister & 0100 ORXB 00001010 : mod bytereg r/m \\
\hline memory8 to qwordregister & 0100 ORXB 00001011 : mod qwordreg r/m \\
\hline register to memory & 0000 100w : mod reg r/m \\
\hline byteregister to memory8 & 0100 ORXB 00001000 : mod bytereg r/m \\
\hline qwordregister to memory64 & 0100 1RXB 00001001 : mod qwordreg r/m \\
\hline immediate to register & 1000 00sw : 11001 reg : imm \\
\hline immediate8 to byteregister & 0100 000B 10000000 : 11001 bytereg: imm8 \\
\hline immediate32 to qwordregister & 0100 000B 10000001 : 11001 qwordreg: imm32 \\
\hline immediate8 to qwordregister & 0100 000B 10000011 : 11001 qwordreg : imm8 \\
\hline immediate to AL, AX, or EAX & 0000 110w : imm \\
\hline immediate64 to RAX & 0100100000001101 : imm64 \\
\hline immediate to memory & 1000 00sw : mod 001 r/m : imm \\
\hline immediate8 to memory8 & 0100 00XB 10000000 : mod 001 r/m : imm8 \\
\hline immediate32 to memory64 & 0100 00XB 10000001 : mod 001 r/m : imm32 \\
\hline immediate8 to memory64 & 0100 00XB 10000011 : mod 001 r/m : imm8 \\
\hline \multicolumn{2}{|l|}{OUT - Output to Port} \\
\hline fixed port & 1110011 w : port number \\
\hline variable port & 1110 111w \\
\hline \multicolumn{2}{|l|}{OUTS - Output to DX Port} \\
\hline output to DX Port & 0110 111w \\
\hline \multicolumn{2}{|l|}{POP - Pop a Value from the Stack} \\
\hline wordregister & 01010101 :0100 000B: 1000 1111:11 000 reg16 \\
\hline qwordregister & 0100 WO0B \(^{\text {: }} 10001111\) : 11000 reg64 \\
\hline wordregister (alternate encoding) & 01010101 : 0100 000B : 01011 reg16 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline qwordregister (alternate encoding) & 0100 W00B : 01011 reg64 \\
\hline memory64 & 0100 WOXB \(^{\text {S }} 10001111\) : mod 000 r/m \\
\hline memory16 & 01010101 : 0100 00XB 10001111 : mod 000 r/m \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
POP - Pop a Segment Register from the Stack \\
(Note: CS cannot be sreg2 in this usage.)
\end{tabular}} \\
\hline segment register FS, GS & 0000 1111:10 sreg3 001 \\
\hline \multicolumn{2}{|l|}{POPF/POPFQ - Pop Stack into FLAGS/RFLAGS Register} \\
\hline pop stack to FLAGS register & 0101 0101 : 10011101 \\
\hline pop Stack to RFLAGS register & 0100100010011101 \\
\hline \multicolumn{2}{|l|}{PUSH - Push Operand onto the Stack} \\
\hline wordregister & \[
\begin{aligned}
& 01010101 \text { : } 0100 \text { 000B: } 11111111: 11110 \\
& \text { reg16 }
\end{aligned}
\] \\
\hline qwordregister & 0100 W00B \(^{\text {: }} 11111111\) : 11110 reg64 \\
\hline wordregister (alternate encoding) & 01010101 : 0100 000B : 01010 reg16 \\
\hline qwordregister (alternate encoding) & 0100 W00B \(^{\text {: }} 01010\) reg64 \\
\hline memory16 & \[
\begin{aligned}
& 01010101 \text { : } 0100 \text { 000B : } 11111111 \text { : mod } \\
& 110 \mathrm{r} / \mathrm{m}
\end{aligned}
\] \\
\hline memory64 & 0100 W00B \(^{\text {S }}: 11111111: \bmod 110 \mathrm{r} / \mathrm{m}\) \\
\hline immediate8 & 01101010 : imm8 \\
\hline immediate16 & 01010101 : 01101000 : imm16 \\
\hline immediate64 & 01101000 : imm64 \\
\hline \multicolumn{2}{|l|}{PUSH - Push Segment Register onto the Stack} \\
\hline segment register FS,GS & 0000 1111: 10 sreg3 000 \\
\hline PUSHF/PUSHFD - Push Flags Register onto the Stack & 10011100 \\
\hline \multicolumn{2}{|l|}{RCL - Rotate thru Carry Left} \\
\hline register by 1 & 0100 000B : 1101 000w : 11010 reg \\
\hline qwordregister by 1 & 0100 100B 11010001 : 11010 qwordreg \\
\hline memory by 1 & 0100 00XB : 1101 000w : mod 010 r/m \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline memory64 by 1 & 0100 10XB \(11010001: \bmod 010\) r/m \\
\hline register by CL & 0100 000B : 1101 001w : 11010 reg \\
\hline qwordregister by CL & 0100 100B 11010011 : 11010 qwordreg \\
\hline memory by CL & 0100 00XB : 1101 001w : \(\bmod 010\) r/m \\
\hline memory64 by CL & 0100 10XB 11010011 : mod 010 r/m \\
\hline register by immediate count & 0100 000B : 1100 000w : 11010 reg : imm \\
\hline qwordregister by immediate count & 0100 100B 11000001 : 11010 qwordreg : imm8 \\
\hline memory by immediate count & 0100 00XB : 1100 000w : mod 010 r/m : imm \\
\hline memory64 by immediate count & 0100 10XB 11000001 : mod 010 r/m : imm8 \\
\hline \multicolumn{2}{|l|}{RCR - Rotate thru Carry Right} \\
\hline register by 1 & 0100 000B : 1101 000w : 11011 reg \\
\hline qwordregister by 1 & 0100 100B 11010001 : 11011 qwordreg \\
\hline memory by 1 & 0100 00XB : 1101 000w : mod 011 r/m \\
\hline memory64 by 1 & 0100 10XB 11010001 : mod 011 r/m \\
\hline register by CL & 0100 000B : 1101 001w : 11011 reg \\
\hline qwordregister by CL & 0100 000B 11010010 : 11011 qwordreg \\
\hline memory by CL & 0100 00XB : 1101 001w : mod 011 r/m \\
\hline memory64 by CL & 0100 10XB 11010011 : mod 011 r/m \\
\hline register by immediate count & 0100 000B : 1100 000w : 11011 reg : imm8 \\
\hline qwordregister by immediate count & 0100 100B 11000001 : 11011 qwordreg: imm8 \\
\hline memory by immediate count & 0100 00XB : 1100 000w : mod \(011 \mathrm{r} / \mathrm{m}: \mathrm{imm} 8\) \\
\hline memory64 by immediate count & 0100 10XB 11000001 : mod 011 r/m : imm8 \\
\hline \multicolumn{2}{|l|}{RDMSR - Read from Model-Specific Register} \\
\hline load ECX-specified register into EDX:EAX & \(00001111: 00110010\) \\
\hline \multicolumn{2}{|l|}{RDPMC - Read Performance Monitoring Counters} \\
\hline load ECX-specified performance counter into EDX:EAX & 00001111 : 00110011 \\
\hline RDTSC - Read Time-Stamp Counter & \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline read time-stamp counter into EDX:EAX & 00001111 : 00110001 \\
\hline RDTSCP - Read Time-Stamp Counter and Processor ID & 00001111 : 0000 0001: 11111001 \\
\hline REP INS - Input String & \\
\hline REP LODS - Load String & \\
\hline REP MOVS - Move String & \\
\hline REP OUTS - Output String & \\
\hline REP STOS - Store String & \\
\hline REPE CMPS - Compare String & \\
\hline REPE SCAS - Scan String & \\
\hline REPNE CMPS - Compare String & \\
\hline REPNE SCAS - Scan String & \\
\hline RET - Return from Procedure (to same segment) & \\
\hline no argument & 11000011 \\
\hline adding immediate to SP & 11000010 : 16-bit displacement \\
\hline RET - Return from Procedure (to other segment) & \\
\hline intersegment & 11001011 \\
\hline adding immediate to SP & 11001010 : 16-bit displacement \\
\hline ROL - Rotate Left & \\
\hline register by 1 & 0100 000B 1101 000w : 11000 reg \\
\hline byteregister by 1 & 0100 000B 11010000 : 11000 bytereg \\
\hline qwordregister by 1 & 0100 100B 11010001 : 11000 qwordreg \\
\hline memory by 1 & 0100 00XB 1101 000w : mod 000 r/m \\
\hline memory8 by 1 & 0100 00XB \(11010000: \bmod 000 \mathrm{r} / \mathrm{m}\) \\
\hline memory64 by 1 & 0100 10XB 11010001 : mod 000 r/m \\
\hline register by CL & 0100 000B 1101001 w : 11000 reg \\
\hline byteregister by CL & 0100 000B 11010010 : 11000 bytereg \\
\hline qwordregister by CL & 0100 100B 11010011 : 11000 qwordreg \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline memory by CL & 0100 00XB \(1101001 \mathrm{w}: \bmod 000 \mathrm{r} / \mathrm{m}\) \\
\hline memory 8 by Cl & \(010000 \times 11010010\) : mod \(000 \mathrm{r} / \mathrm{m}\) \\
\hline memory64 by CL & 0100 10XB \(11010011: \bmod 000 \mathrm{r} / \mathrm{m}\) \\
\hline register by immediate count & 1100 000w : 11000 reg : imm8 \\
\hline byteregister by immediate count & 0100 000B 11000000:11000 bytereg imm8 \\
\hline qwordregister by immediate count & 0100 100B 11000001 : 11000 bytereg imm8 \\
\hline memory by immediate count & 1100 000w : \(\mathrm{mod} 000 \mathrm{r} / \mathrm{m}\) : imm8 \\
\hline memory8 by immediate count & \(010000 \times \mathrm{B} 11000000\) : mod \(000 \mathrm{r} / \mathrm{m}\) : imm8 \\
\hline memory64 by immediate count & \(010010 \times \mathrm{B} 11000001\) : mod \(000 \mathrm{r} / \mathrm{m}\) : imm8 \\
\hline \multicolumn{2}{|l|}{ROR - Rotate Right} \\
\hline register by 1 & 0100 000B 1101 000w: 11001 reg \\
\hline byteregister by 1 & 0100 000B 1101 0000: 11001 bytereg \\
\hline qwordregister by 1 & 0100 100B 11010001 : 11001 qwordreg \\
\hline memory by 1 & 0100 00XB 1101000 w : \(\bmod 001 \mathrm{r} / \mathrm{m}\) \\
\hline memory8 by 1 & 010000 XB \(11010000: m 0001 \mathrm{r} / \mathrm{m}\) \\
\hline memory64 by 1 & 0100 10XB 11010001 : mod \(001 \mathrm{r} / \mathrm{m}\) \\
\hline register by CL & 0100 000B 1101001 w : 11001 reg \\
\hline byteregister by CL & 0100 000B 11010010 : 11001 bytereg \\
\hline qwordregister by CL & 0100 100B 11010011 : 11001 qwordreg \\
\hline memory by CL & 0100 00XB \(1101001 \mathrm{w}: \bmod 001\) r/m \\
\hline memory8 by CL & 0100 00XB \(11010010: \bmod 001 \mathrm{r} / \mathrm{m}\) \\
\hline memory64 by CL & \(010010 X B 11010011\) : mod \(001 \mathrm{r} / \mathrm{m}\) \\
\hline register by immediate count & 0100 000B 1100 000w : 11001 reg : imm8 \\
\hline byteregister by immediate count & 0100 000B 11000000 : 11001 reg : imm8 \\
\hline qwordregister by immediate count & 0100 100B 11000001 : 11001 qwordreg : imm8 \\
\hline memory by immediate count & 0100 00XB 1100000 w : mod 001 r/m : imm 8 \\
\hline memory8 by immediate count & \(010000 \times 111000000\) : mod 001 r/m : imm8 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline memory64 by immediate count & 0100 10XB 11000001 : mod 001 r/m : imm8 \\
\hline RSM - Resume from System Management Mode & 00001111 : 10101010 \\
\hline SAL - Shift Arithmetic Left & same instruction as SHL \\
\hline \multicolumn{2}{|l|}{SAR - Shift Arithmetic Right} \\
\hline register by 1 & 0100 000B 1101 000w : 11111 reg \\
\hline byteregister by 1 & 0100 000B 11010000 : 11111 bytereg \\
\hline qwordregister by 1 & 0100 100B 11010001 : 11111 qwordreg \\
\hline memory by 1 & 0100 00XB 1101 000w : mod 111 r/m \\
\hline memory8 by 1 & 0100 00XB \(11010000: \bmod 111 \mathrm{r} / \mathrm{m}\) \\
\hline memory64 by 1 & 0100 10XB \(11010001: \bmod 111 \mathrm{r} / \mathrm{m}\) \\
\hline register by CL & 0100 000B 1101 001w : 11111 reg \\
\hline byteregister by CL & 0100 000B 11010010 : 11111 bytereg \\
\hline qwordregister by CL & 0100 100B 11010011 : 11111 qwordreg \\
\hline memory by CL & 0100 00XB 1101 001w : mod 111 r/m \\
\hline memory8 by CL & 0100 00XB \(11010010: \bmod 111\) r/m \\
\hline memory64 by CL & 0100 10XB 11010011 : mod 111 r/m \\
\hline register by immediate count & 0100 000B 1100 000w : 11111 reg : imm8 \\
\hline byteregister by immediate count & 0100 000B 11000000 : 11111 bytereg: imm8 \\
\hline qwordregister by immediate count & 0100 100B 11000001 : 11111 qwordreg: imm8 \\
\hline memory by immediate count & 0100 00XB 1100 000w : mod 111 r/m : imm8 \\
\hline memory8 by immediate count & 0100 00XB 11000000 : mod \(111 \mathrm{r} / \mathrm{m}\) : imm8 \\
\hline memory64 by immediate count & 0100 10XB 11000001 : mod 111 r/m : imm8 \\
\hline \multicolumn{2}{|l|}{SBB - Integer Subtraction with Borrow} \\
\hline register1 to register2 & 0100 OROB 0001 100w : 11 reg1 reg2 \\
\hline byteregister1 to byteregister2 & 0100 OROB 0001 1000: 11 bytereg1 bytereg2 \\
\hline quadregister1 to quadregister2 & 0100 1ROB 0001 1001: 11 quadreg1 quadreg2 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline register2 to register1 & 0100 OROB 0001 101w : 11 reg1 reg2 \\
\hline byteregister2 to byteregister1 & 0100 OROB 0001 1010: 11 reg1 bytereg2 \\
\hline byteregister2 to byteregister1 & 0100 1ROB 0001 1011: 11 reg1 bytereg2 \\
\hline memory to register & 0100 ORXB 0001 101w : mod reg r/m \\
\hline memory8 to byteregister & 0100 ORXB 00011010 : mod bytereg r/m \\
\hline memory64 to byteregister & 0100 1RXB 00011011 : mod quadreg r/m \\
\hline register to memory & 0100 ORXB 0001 100w : mod reg r/m \\
\hline byteregister to memory8 & 0100 ORXB 00011000 : mod reg r/m \\
\hline quadregister to memory64 & 0100 1RXB 00011001 : mod reg r/m \\
\hline immediate to register & 0100 000B 1000 00sw : 11011 reg : imm \\
\hline immediate8 to byteregister & 0100 000B 10000000 : 11011 bytereg : imm8 \\
\hline immediate32 to qwordregister & 0100 100B 10000001 : 11011 qwordreg: imm32 \\
\hline immediate8 to qwordregister & 0100 100B 10000011 : 11011 qwordreg: imm8 \\
\hline immediate to AL, AX, or EAX & 0100 000B 0001 110w : imm \\
\hline immediate32 to RAL & 0100100000011101 : imm32 \\
\hline immediate to memory & 0100 00XB 1000 00sw : mod 011 r/m : imm \\
\hline immediate8 to memory8 & 0100 00XB 10000000 : mod 011 r/m : imm8 \\
\hline immediate32 to memory64 & 0100 10XB 10000001 : mod 011 r/m : imm32 \\
\hline immediate8 to memory64 & 0100 10XB 10000011 : mod 011 r/m : imm8 \\
\hline \multicolumn{2}{|l|}{SCAS/SCASB/SCASW/SCASD - Scan String} \\
\hline scan string & 1010 111w \\
\hline scan string (compare AL with byte at RDI) & 0100100010101110 \\
\hline scan string (compare RAX with qword at RDI) & 0100100010101111 \\
\hline \multicolumn{2}{|l|}{SETcc - Byte Set on Condition} \\
\hline register & 0100 000B 00001111 : 1001 tttn : 11000 reg \\
\hline register & 0100000000001111 : 1001 tttn : 11000 reg \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline memory & 0100 00XB 00001111 : \(1001 \mathrm{tttn}: \bmod 000\) r/m \\
\hline memory & ```
0100 00000000 1111 : 1001 tttn : mod 000
r/m
``` \\
\hline SGDT - Store Global Descriptor Table Register & \(00001111: 00000001:\) mod \(^{\text {A }} 000 \mathrm{r} / \mathrm{m}\) \\
\hline \multicolumn{2}{|l|}{SHL - Shift Left} \\
\hline register by 1 & 0100 000B 1101 000w : 11100 reg \\
\hline byteregister by 1 & 0100 000B 11010000 : 11100 bytereg \\
\hline qwordregister by 1 & 0100 100B 11010001 : 11100 qwordreg \\
\hline memory by 1 & 0100 00XB 1101 000w : mod 100 r/m \\
\hline memory8 by 1 & 0100 00XB \(11010000: \bmod 100 \mathrm{r} / \mathrm{m}\) \\
\hline memory64 by 1 & 0100 10XB \(11010001: \bmod 100\) r/m \\
\hline register by CL & 0100 000B 1101001 w : 11100 reg \\
\hline byteregister by CL & 0100 000B 11010010 : 11100 bytereg \\
\hline qwordregister by CL & 0100 100B 11010011 : 11100 qwordreg \\
\hline memory by CL & 0100 00XB 1101001 w : mod 100 r/m \\
\hline memory8 by CL & 0100 00XB 11010010 : mod 100 r/m \\
\hline memory64 by CL & 0100 10XB 11010011 : mod 100 r/m \\
\hline register by immediate count & 0100 000B 1100 000w : 11100 reg : imm8 \\
\hline byteregister by immediate count & 0100 000B 11000000 : 11100 bytereg : imm8 \\
\hline quadregister by immediate count & 0100 100B 11000001 : 11100 quadreg : imm8 \\
\hline memory by immediate count & 0100 00XB 1100 000w : mod \(100 \mathrm{r} / \mathrm{m}\) : imm8 \\
\hline memory8 by immediate count & 0100 00XB 11000000 : mod 100 r/m : imm8 \\
\hline memory64 by immediate count & 0100 10XB 11000001 : mod 100 r/m : imm8 \\
\hline \multicolumn{2}{|l|}{SHLD - Double Precision Shift Left} \\
\hline register by immediate count & 0100 OROB 0000 1111: 1010 0100: 11 reg2 reg1 : imm8 \\
\hline qwordregister by immediate8 & 0100 1ROB 00001111 : 1010 0100: 11 qworddreg2 qwordreg1 : imm8 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline memory by immediate count & 0100 ORXB 0000 1111: 1010 0100: mod reg r/m: imm8 \\
\hline memory64 by immediate8 & 0100 1RXB 00001111 : 10100100 : mod qwordreg r/m : imm8 \\
\hline register by CL & 0100 OROB 0000 1111: 1010 0101: 11 reg2 reg1 \\
\hline quadregister by CL & 0100 1ROB 00001111 : 10100101 : 11 quadreg2 quadreg1 \\
\hline memory by CL & 0100 00XB 0000 1111: 1010 0101:mod reg r/m \\
\hline memory64 by CL & 0100 1RXB 00001111 : 10100101 : mod quadreg r/m \\
\hline \multicolumn{2}{|l|}{SHR - Shift Right} \\
\hline register by 1 & 0100 000B 1101 000w : 11101 reg \\
\hline byteregister by 1 & 0100 000B 11010000 : 11101 bytereg \\
\hline qwordregister by 1 & 0100 100B 11010001 : 11101 qwordreg \\
\hline memory by 1 & 0100 00XB 1101 000w : mod 101 r/m \\
\hline memory8 by 1 & 0100 00XB \(11010000: \bmod 101 \mathrm{r} / \mathrm{m}\) \\
\hline memory64 by 1 & 0100 10XB 11010001 : mod 101 r/m \\
\hline register by CL & 0100 000B 1101001 w : 11101 reg \\
\hline byteregister by CL & 0100 000B 11010010 : 11101 bytereg \\
\hline qwordregister by CL & 0100 100B 11010011 : 11101 qwordreg \\
\hline memory by CL & 0100 00XB \(1101001 \mathrm{w}: \bmod 101\) r/m \\
\hline memory8 by CL & 0100 00XB \(11010010: \bmod 101 \mathrm{r} / \mathrm{m}\) \\
\hline memory64 by CL & 0100 10XB 11010011 : mod 101 r/m \\
\hline register by immediate count & 0100 000B 1100 000w : 11101 reg : imm8 \\
\hline byteregister by immediate count & 0100 000B 11000000 : 11101 reg : imm8 \\
\hline qwordregister by immediate count & 0100 100B 11000001 : 11101 reg : imm8 \\
\hline memory by immediate count & 0100 00XB 1100 000w : mod \(101 \mathrm{r} / \mathrm{m}\) : imm8 \\
\hline memory8 by immediate count & 0100 00XB 11000000 : mod 101 r/m : imm8 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline memory64 by immediate count & 0100 10XB 11000001 : mod 101 r/m : imm8 \\
\hline \multicolumn{2}{|l|}{SHRD - Double Precision Shift Right} \\
\hline register by immediate count & 0100 OROB 0000 1111: 1010 1100: 11 reg2 reg1 : imm8 \\
\hline qwordregister by immediate8 & 0100 1ROB 0000 1111: 1010 1100: 11 qwordreg2 qwordreg1 : imm8 \\
\hline memory by immediate count & 0100 00XB 0000 1111: 1010 1100: mod reg r/m: imm8 \\
\hline memory64 by immediate8 & 0100 1RXB 0000 1111: 1010 1100: mod qwordreg r/m : imm8 \\
\hline register by CL & 0100 000B 0000 1111: 1010 1101: 11 reg2 reg1 \\
\hline qwordregister by CL & 0100 1ROB 00001111 : 10101101 : 11 qwordreg2 qwordreg1 \\
\hline memory by CL & 00001111 : 10101101 : mod reg r/m \\
\hline memory64 by CL & 0100 1RXB 00001111 : 10101101 : \(\bmod\) qwordreg r/m \\
\hline SIDT - Store Interrupt Descriptor Table Register & 00001111 : \(00000001:\) mod \(^{\text {A }} 001\) r/m \\
\hline \multicolumn{2}{|l|}{SLDT - Store Local Descriptor Table Register} \\
\hline to register & 0100 000B 0000 1111:0000 0000:11000 reg \\
\hline to memory & 0100 00XB 00001111 : 00000000 : mod 000 r/m \\
\hline \multicolumn{2}{|l|}{SMSW - Store Machine Status Word} \\
\hline to register & 0100 000B 0000 1111:0000 0001:11 100 reg \\
\hline to memory & 0100 00XB 00001111 : 00000001 : mod 100 r/m \\
\hline STC - Set Carry Flag & 11111001 \\
\hline STD - Set Direction Flag & 11111101 \\
\hline STI - Set Interrupt Flag & 11111011 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline \multicolumn{2}{|l|}{STOS/STOSB/STOSW/STOSD/STOSQ - Store String Data} \\
\hline store string data & 1010 101w \\
\hline store string data (RAX at address RDI) & 0100100010101011 \\
\hline \multicolumn{2}{|l|}{STR - Store Task Register} \\
\hline to register & ```
0100 000B 0000 1111:0000 0000:11001
reg
``` \\
\hline to memory & 0100 00XB 00001111 : 00000000 : mod 001 r/m \\
\hline \multicolumn{2}{|l|}{SUB - Integer Subtraction} \\
\hline register1 from register2 & 0100 OROB 0010 100w : 11 reg1 reg2 \\
\hline byteregister1 from byteregister2 & 0100 OROB 0010 1000: 11 bytereg1 bytereg2 \\
\hline qwordregister1 from qwordregister2 & 0100 1R0B 00101000 : 11 qwordreg 1 qwordreg2 \\
\hline register2 from register1 & 0100 OROB 0010 101w : 11 reg1 reg2 \\
\hline byteregister2 from byteregister1 & 0100 OROB 0010 1010: 11 bytereg1 bytereg2 \\
\hline qwordregister2 from qwordregister1 & 0100 1ROB 00101011 : 11 qwordreg 1 qwordreg2 \\
\hline memory from register & 0100 00XB 0010 101w : mod reg r/m \\
\hline memory8 from byteregister & 0100 ORXB 00101010 : mod bytereg r/m \\
\hline memory64 from qwordregister & 0100 1RXB 00101011 : mod qwordreg r/m \\
\hline register from memory & 0100 ORXB 0010 100w : mod reg r/m \\
\hline byteregister from memory8 & 0100 ORXB 00101000 : mod bytereg r/m \\
\hline qwordregister from memory8 & 0100 1RXB 00101000 : mod qwordreg r/m \\
\hline immediate from register & 0100 000B 1000 00sw : 11101 reg : imm \\
\hline immediate8 from byteregister & 0100 000B 1000 0000: 11 101 bytereg: imm8 \\
\hline immediate32 from qwordregister & 0100 100B 10000001 : 11101 qwordreg: imm32 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline immediate8 from qwordregister & 0100 100B 10000011 : 11101 qwordreg : imm8 \\
\hline immediate from AL, AX, or EAX & 0100 000B 0010 110w : imm \\
\hline immediate32 from RAX & 0100100000101101 : imm32 \\
\hline immediate from memory & 0100 00XB 1000 00sw : mod 101 r/m : imm \\
\hline immediate8 from memory8 & 0100 00XB 10000000 : mod 101 r/m : imm8 \\
\hline immediate32 from memory64 & 0100 10XB 10000001 : mod 101 r/m : imm32 \\
\hline immediate8 from memory64 & 0100 10XB 10000011 : mod 101 r/m : imm8 \\
\hline \multicolumn{2}{|l|}{SWAPGS - Swap GS Base Register} \\
\hline GS base register value for value in MSR C0000102H & 0000111100000001 [this one incomplete] \\
\hline \multicolumn{2}{|l|}{SYSCALL - Fast System Call} \\
\hline fast call to privilege level 0 system procedures & 0000111100000101 \\
\hline \multicolumn{2}{|l|}{SYSRET - Return From Fast System Call} \\
\hline return from fast system call & 0000111100000111 \\
\hline \multicolumn{2}{|l|}{TEST - Logical Compare} \\
\hline register1 and register2 & 0100 OROB 1000 010w : 11 reg1 reg2 \\
\hline byteregister1 and byteregister2 & 0100 OROB 10000100 : 11 bytereg 1 bytereg2 \\
\hline qwordregister1 and qwordregister2 & 0100 1ROB 10000101 : 11 qwordreg1 qwordreg2 \\
\hline memory and register & 0100 OROB 1000 010w : mod reg r/m \\
\hline memory8 and byteregister & 0100 ORXB 10000100 : mod bytereg r/m \\
\hline memory64 and qwordregister & 0100 1RXB 10000101 : mod qwordreg r/m \\
\hline immediate and register & 0100 000B 1111 011w : 11000 reg : imm \\
\hline immediate8 and byteregister & 0100 000B 11110110 : 11000 bytereg : imm8 \\
\hline immediate32 and qwordregister & 0100 100B 11110111 : 11000 bytereg: imm8 \\
\hline immediate and AL, AX, or EAX & 0100 000B 1010 100w : imm \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline immediate32 and RAX & 0100100010101001 : imm32 \\
\hline immediate and memory & 0100 00XB 1111011 w : mod 000 r/m : imm \\
\hline immediate8 and memory8 & 0100100011110110 : mod 000 r/m : imm8 \\
\hline immediate32 and memory64 & 0100100011110111 : mod 000 r/m : imm32 \\
\hline UD2 - Undefined instruction & 0000 FFFF : 00001011 \\
\hline \multicolumn{2}{|l|}{VERR - Verify a Segment for Reading} \\
\hline register & \[
\begin{aligned}
& \text { 0100 000B } 00001111 \text { : } 00000000: 11100 \\
& \text { reg }
\end{aligned}
\] \\
\hline memory & 0100 00XB 00001111 : 00000000 : mod 100 r/m \\
\hline \multicolumn{2}{|l|}{VERW - Verify a Segment for Writing} \\
\hline register & 0100 000B 0000 1111:0000 0000:11 101 reg \\
\hline memory & 0100 00XB 00001111 : 00000000 : mod 101 r/m \\
\hline WAIT - Wait & 10011011 \\
\hline WBINVD - Writeback and Invalidate Data Cache & 00001111 : 00001001 \\
\hline \multicolumn{2}{|l|}{WRMSR - Write to Model-Specific Register} \\
\hline write EDX:EAX to ECX specified MSR & 00001111 : 00110000 \\
\hline write RDX[31:0]:RAX[31:0] to RCX specified MSR & 0100100000001111 : 00110000 \\
\hline \multicolumn{2}{|l|}{XADD - Exchange and Add} \\
\hline register1, register2 & 0100 OROB 0000 1111: 1100 000w: 11 reg2 reg1 \\
\hline byteregister1, byteregister2 & 0100 OROB 0000 1111:11000000:11 bytereg2 bytereg1 \\
\hline qwordregister1, qwordregister2 & 0100 OROB 0000 1111: 11000001: 11 qwordreg2 qwordreg1 \\
\hline memory, register & 0100 ORXB 0000 1111: 1100 000w : mod reg r/m \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline memory8, bytereg & 0100 1RXB 0000 1111: 1100 0000 : mod bytereg r/m \\
\hline memory64, qwordreg & 0100 1RXB 0000 1111: 11000001 : mod qwordreg r/m \\
\hline \multicolumn{2}{|l|}{XCHG - Exchange Register/Memory with Register} \\
\hline register1 with register2 & 1000011 w : 11 reg1 reg2 \\
\hline AX or EAX with register & 10010 reg \\
\hline memory with register & 1000 011w : mod reg r/m \\
\hline \multicolumn{2}{|l|}{XLAT/XLATB - Table Look-up Translation} \\
\hline AL to byte DS:[(E)BX + unsigned AL] & 11010111 \\
\hline AL to byte DS:[RBX + unsigned AL] & 0100100011010111 \\
\hline \multicolumn{2}{|l|}{XOR - Logical Exclusive OR} \\
\hline register1 to register2 & 0100 ORXB 0011 000w : 11 reg1 reg2 \\
\hline byteregister1 to byteregister2 & 0100 OROB 00110000 : 11 bytereg 1 bytereg2 \\
\hline qwordregister1 to qwordregister2 & 0100 1ROB 00110001 : 11 qwordreg1 qwordreg2 \\
\hline register2 to register1 & 0100 OROB 0011 001w : 11 reg1 reg2 \\
\hline byteregister2 to byteregister1 & 0100 OROB 00110010 : 11 bytereg1 bytereg2 \\
\hline qwordregister2 to qwordregister1 & 0100 1ROB 00110011 : 11 qwordreg 1 qwordreg2 \\
\hline memory to register & 0100 ORXB 0011 001w : mod reg r/m \\
\hline memory8 to byteregister & 0100 ORXB 00110010 : mod bytereg r/m \\
\hline memory64 to qwordregister & 0100 1RXB 00110011 : mod qwordreg r/m \\
\hline register to memory & 0100 ORXB 0011 000w : mod reg r/m \\
\hline byteregister to memory8 & 0100 ORXB 00110000 : mod bytereg r/m \\
\hline qwordregister to memory8 & 0100 1RXB 00110001 : mod qwordreg r/m \\
\hline immediate to register & 0100 000B 1000 00sw : 11110 reg : imm \\
\hline immediate8 to byteregister & 0100 000B 10000000 : 11110 bytereg : imm8 \\
\hline
\end{tabular}

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline immediate32 to qwordregister & 0100 100B 10000001 : 11110 qwordreg : imm32 \\
\hline immediate8 to qwordregister & 0100 100B 10000011 : 11110 qwordreg : imm8 \\
\hline immediate to AL, AX, or EAX & 0100 000B 0011 010w : imm \\
\hline immediate to RAX & 0100100000110101 : immediate data \\
\hline immediate to memory & 0100 00XB 1000 00sw : mod 110 r/m : imm \\
\hline immediate8 to memory8 & 0100 00XB 10000000 : mod 110 r/m : imm8 \\
\hline immediate32 to memory64 & 0100 10XB 10000001 : mod \(110 \mathrm{r} / \mathrm{m}\) : imm32 \\
\hline immediate8 to memory64 & 0100 10XB 10000011 : mod 110 r/m : imm8 \\
\hline \multicolumn{2}{|l|}{Prefix Bytes} \\
\hline address size & 01100111 \\
\hline LOCK & 11110000 \\
\hline operand size & 01100110 \\
\hline CS segment override & 00101110 \\
\hline DS segment override & 00111110 \\
\hline ES segment override & 00100110 \\
\hline FS segment override & 01100100 \\
\hline GS segment override & 01100101 \\
\hline SS segment override & 00110110 \\
\hline
\end{tabular}

\section*{B. 3 PENTIUM \({ }^{\circledR}\) PROCESSOR FAMILY INSTRUCTION FORMATS AND ENCODINGS}

The following table shows formats and encodings introduced by the Pentium processor family.

Table B-16. Pentium Processor Family Instruction Formats and Encodings, Non-64-Bit Modes
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Instruction and Format } & Encoding \\
\hline \begin{tabular}{l} 
CMPXCHG8B - Compare and Exchange 8 \\
Bytes
\end{tabular} & \\
\hline
\end{tabular}

Table B-16. Pentium Processor Family Instruction Formats and Encodings, Non-64-Bit Modes
\begin{tabular}{|l|l|}
\hline EDX:EAX with memory64 & \(00001111: 11000111: \bmod 001 \mathrm{r} / \mathrm{m}\) \\
\hline
\end{tabular}

Table B-17. Pentium Processor Family Instruction Formats and Encodings, 64-Bit Mode
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Instruction and format } & \multicolumn{1}{c|}{ Encoding } \\
\hline \begin{tabular}{l} 
CMPXCHG8B/CMPXCHG16B - Compare and \\
Exchange Bytes
\end{tabular} & \\
\hline EDX:EAX with memory64 & \(00001111: 11000111: \bmod 001 \mathrm{r} / \mathrm{m}\) \\
\hline RDX:RAX with memory128 & \begin{tabular}{l}
\(010010 X B 00001111: 11000111: \mathrm{mod}\) \\
\(001 \mathrm{r} / \mathrm{m}\)
\end{tabular} \\
\hline
\end{tabular}

\section*{B. 4 64-BIT MODE INSTRUCTION ENCODINGS FOR SIMD INSTRUCTION EXTENSIONS}

Non-64-bit mode instruction encodings for MMX Technology, SSE, SSE2, and SSE3 are covered by applying these rules to Table B-19 through Table B-31. Table B-34 lists special encodings (instructions that do not follow the rules below).
1. The REX instruction has no effect:
- On immediates
- If both operands are MMX registers
- On MMX registers and XMM registers
- If an MMX register is encoded in the reg field of the ModR/M byte
2. If a memory operand is encoded in the \(r / m\) field of the ModR/M byte, REX.X and REX.B may be used for encoding the memory operand.
3. If a general-purpose register is encoded in the \(\mathrm{r} / \mathrm{m}\) field of the ModR/M byte, REX.B may be used for register encoding and REX.W may be used to encode the 64-bit operand size.
4. If an XMM register operand is encoded in the reg field of the ModR/M byte, REX.R may be used for register encoding. If an XMM register operand is encoded in the \(\mathrm{r} / \mathrm{m}\) field of the ModR/M byte, REX.B may be used for register encoding.

\section*{B. 5 MMX INSTRUCTION FORMATS AND ENCODINGS}

MMX instructions, except the EMMS instruction, use a format similar to the 2-byte Intel Architecture integer format. Details of subfield encodings within these formats are presented below.

\section*{B.5.1 Granularity Field (g)}

The granularity field ( gg ) indicates the size of the packed operands that the instruction is operating on. When this field is used, it is located in bits 1 and 0 of the second opcode byte. Table B-18 shows the encoding of the gg field.

Table B-18. Encoding of Granularity of Data Field (gg)
\begin{tabular}{|l|l|}
\hline gg & \multicolumn{1}{|c|}{ Granularity of Data } \\
\hline 00 & Packed Bytes \\
\hline 01 & Packed Words \\
\hline 10 & Packed Doublewords \\
\hline 11 & Quadword \\
\hline
\end{tabular}

\section*{B.5.2 MMX Technology and General-Purpose Register Fields (mmxreg and reg)}

When MMX technology registers (mmxreg) are used as operands, they are encoded in the ModR/M byte in the reg field (bits 5, 4, and 3) and/or the R/M field (bits 2, 1, and 0 ).

If an MMX instruction operates on a general-purpose register (reg), the register is encoded in the R/M field of the ModR/M byte.

\section*{B.5.3 MMX Instruction Formats and Encodings Table}

Table B-19 shows the formats and encodings of the integer instructions.
Table B-19. MMX Instruction Formats and Encodings
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Instruction and Format } & \multicolumn{1}{c|}{ Encoding } \\
\hline EMMS - Empty MMX technology state & \(00001111: 01110111\) \\
\hline MOVD - Move doubleword & \\
\hline reg to mmxreg & 0000 11111:0110 1110: 11 mmxreg reg \\
\hline reg from mmxreg & 0000 1111:0111 1110: 11 mmxreg reg \\
\hline mem to mmxreg & 0000 1111:0110 1110: mod mmxreg r/m \\
\hline
\end{tabular}

Table B-19. MMX Instruction Formats and Encodings (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline mem from mmxreg & 0000 1111:0111 1110: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{MOVQ - Move quadword} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:0110 1111: 11 mmxreg1 mmxreg2 \\
\hline mmxreg2 from mmxreg1 & 0000 1111:0111 1111: 11 mmxreg1 mmxreg2 \\
\hline mem to mmxreg & 0000 1111:0110 1111: mod mmxreg r/m \\
\hline mem from mmxreg & 0000 1111:0111 1111: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PACKSSDW \({ }^{1}\) - Pack dword to word data (signed with saturation)} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:0110 1011: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111:0110 1011: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PACKSSWB \({ }^{1}\) - Pack word to byte data (signed with saturation)} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:0110 0011: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111:0110 0011: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PACKUSWB \({ }^{1}\) - Pack word to byte data (unsigned with saturation)} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:0110 0111: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111:0110 0111: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PADD - Add with wrap-around} \\
\hline mmxreg2 to mmxreg1 & 0000 1111: \(1111111 \mathrm{gg}: 11 \mathrm{mmxreg} 1 \mathrm{mmxreg} 2\) \\
\hline memory to mmxreg & 0000 1111: 1111 11gg: mod mmxгeg r/m \\
\hline \multicolumn{2}{|l|}{PADDS - Add signed with saturation} \\
\hline mmxreg2 to mmxreg1 & 0000 1111: 1110 11gg: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111: 1110 11gg: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PADDUS - Add unsigned with saturation} \\
\hline mmxreg2 to mmxreg1 & 0000 1111: 1101 11gg: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111: 1101 11gg: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PAND - Bitwise And} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:1101 1011: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111:1101 1011: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PANDN - Bitwise AndNot} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:1101 1111: 11 mmxreg1 mmxreg2 \\
\hline
\end{tabular}

Table B-19. MMX Instruction Formats and Encodings (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline memory to mmxreg & 0000 1111:1101 1111: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PCMPEQ - Packed compare for equality} \\
\hline mmxreg1 with mmxreg2 & 0000 1111:0111 01gg: 11 mmxreg1 mmxreg2 \\
\hline mmxreg with memory & 0000 1111:0111 01gg: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PCMPGT - Packed compare greater (signed)} \\
\hline mmxreg1 with mmxreg2 & 0000 1111:0110 01gg: 11 mmxreg1 mmxreg2 \\
\hline mmxreg with memory & 0000 1111:0110 01gg: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PMADDWD - Packed multiply add} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:1111 0101: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111:1111 0101: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PMULHUW - Packed multiplication, store high word (unsigned)} \\
\hline mmxreg2 to mmxreg1 & 0000 1111: 1110 0100: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111: 1110 0100: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PMULHW - Packed multiplication, store high word} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:1110 0101: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111:1110 0101: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PMULLW - Packed multiplication, store low word} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:1101 0101: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111:1101 0101: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{POR - Bitwise Or} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:1110 1011: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111:1110 1011: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PSLL \({ }^{2}\) - Packed shift left logical} \\
\hline mmxreg1 by mmxreg2 & 0000 1111:1111 00gg: 11 mmxreg1 mmxreg2 \\
\hline mmxreg by memory & 0000 1111:1111 00gg: mod mmxreg r/m \\
\hline mmxreg by immediate & 0000 1111:0111 00gg: 11110 mmxreg: imm8 data \\
\hline PSRA \({ }^{2}\) - Packed shift right arithmetic & \\
\hline
\end{tabular}

Table B-19. MMX Instruction Formats and Encodings (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline mmxreg1 by mmxreg2 & 0000 1111:1110 00gg: 11 mmxreg1 mmxreg2 \\
\hline mmxreg by memory & 0000 1111:1110 00gg: mod mmxreg r/m \\
\hline mmxreg by immediate & 0000 1111:0111 00gg: 11100 mmxreg: imm8 data \\
\hline \multicolumn{2}{|l|}{PSRL \({ }^{2}\) - Packed shift right logical} \\
\hline mmxreg1 by mmxreg2 & 0000 1111:1101 00gg: 11 mmxreg1 mmxreg2 \\
\hline mmxreg by memory & 0000 1111:1101 00gg: mod mmxreg r/m \\
\hline mmxreg by immediate & 0000 1111:0111 00gg: 11010 mmxreg: imm8 data \\
\hline \multicolumn{2}{|l|}{PSUB - Subtract with wrap-around} \\
\hline mmxreg2 from mmxreg1 & 0000 1111:1111 10gg: 11 mmxreg1 mmxreg2 \\
\hline memory from mmxreg & 0000 1111:1111 10gg: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PSUBS - Subtract signed with saturation} \\
\hline mmxreg2 from mmxreg1 & 0000 1111:1110 10gg: 11 mmxreg1 mmxreg2 \\
\hline memory from mmxreg & 0000 1111:1110 10gg: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PSUBUS - Subtract unsigned with saturation} \\
\hline mmxreg2 from mmxreg1 & 0000 1111:1101 10gg: 11 mmxreg1 mmxreg2 \\
\hline memory from mmxreg & 0000 1111:1101 10gg: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PUNPCKH - Unpack high data to next larger type} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:0110 10gg: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111:0110 10gg: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PUNPCKL - Unpack low data to next larger type} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:0110 00gg: 11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111:0110 00gg: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{PXOR - Bitwise Xor} \\
\hline mmxreg2 to mmxreg1 & 0000 1111:1110 1111:11 mmxreg1 mmxreg2 \\
\hline memory to mmxreg & 0000 1111:1110 1111: mod mmxreg r/m \\
\hline
\end{tabular}

Table B-19. MMX Instruction Formats and Encodings (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline
\end{tabular}

NOTES:
1. The pack instructions perform saturation from signed packed data of one type to signed or unsigned data of the next smaller type.
2. The format of the shift instructions has one additional format to support shifting by immediate shift-counts. The shift operations are not supported equally for all data types.

\section*{B. 6 PROCESSOR EXTENDED STATE INSTRUCTION FORMATS AND ENCODINGS}

Table B-20 shows the formats and encodings for several instructions that relate to processor extended state management.

Table B-20. Formats and Encodings of XSAVE/XRSTOR/XGETBV/XSETBV Instructions
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Instruction and Format } & \multicolumn{1}{c|}{ Encoding } \\
\hline \begin{tabular}{l} 
XGETBV - Get Value of Extended Control \\
Register
\end{tabular} & \(00001111: 0000\) 0001: 11010000 \\
\hline \begin{tabular}{l} 
XRSTOR - Restore Processor Extended \\
States \(^{1}\)
\end{tabular} & \(00001111: 10101110:\) mod \(^{\mathrm{A}} 101 \mathrm{r} / \mathrm{m}\) \\
\hline XSAVE - Save Processor Extended States \({ }^{1}\) & \(00001111: 10101110: \mathrm{mod}^{\mathrm{A}} 100 \mathrm{r} / \mathrm{m}\) \\
\hline XSETBV - Set Extended Control Register & \(00001111: 0000\) 0001: 11010001 \\
\hline
\end{tabular}

NOTES:
1. For XSAVE and XRSTOR, " \(\bmod =11 "\) is reserved.

\section*{B. \(7 \quad\) P6 FAMILY INSTRUCTION FORMATS AND ENCODINGS}

Table B-20 shows the formats and encodings for several instructions that were introduced into the IA-32 architecture in the P6 family processors.

Table B-21. Formats and Encodings of P6 Family Instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline CMOVcc - Conditional Move & \\
\hline register2 to register1 & 0000 1111:0100 tttn : 11 reg1 reg2 \\
\hline
\end{tabular}

Table B-21. Formats and Encodings of P6 Family Instructions (Contd.)
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Instruction and Format } & \multicolumn{1}{c|}{ Encoding } \\
\hline memory to register & \(00001111: 0100\) tttn : mod reg r/m \\
\hline \begin{tabular}{l} 
FCMOVcc - Conditional Move on EFLAG \\
Register Condition Codes
\end{tabular} & \\
\hline move if below (B) & \(11011010: 11000\) ST(i) \\
\hline move if equal (E) & \(11011010: 11001\) ST(i) \\
\hline move if below or equal (BE) & \(11011010: 11010\) ST(i) \\
\hline move if unordered (U) & \(11011011: 11000\) ST(i) \\
\hline move if not below (NB) & \(11011011: 11001\) ST(i) \\
\hline move if not equal (NE) & \(11011011: 11010\) ST(i) \\
\hline move if not below or equal (NBE) & \(11011011: 11011\) ST(i) \\
\hline move if not unordered (NU) & \(11011011: 11110\) ST(i) \\
\hline FCOMI - Compare Real and Set EFLAGS & \(00001111: 10101110:\) mod \(^{\mathrm{A}} 001\) r/m \\
\hline \begin{tabular}{l} 
FXRSTOR - Restore x87 FPU, MMX, SSE, \\
and SSE2 State
\end{tabular} \\
\hline \begin{tabular}{l} 
FXSAVE - Save x87 FPU, MMX, SSE, and \\
SSE2 State
\end{tabular} \\
\hline SYSENTER - Fast System Call & \(00001111: 10101110:\) mod \(^{\mathrm{A}} 000\) r/m \\
\hline \begin{tabular}{l} 
SYSEXIT - Fast Return from Fast System \\
Call
\end{tabular} & \(00001111: 00110101\) \\
\hline
\end{tabular}

NOTES:
1. For FXSAVE and FXRSTOR, " \(\bmod =11 "\) is reserved.

\section*{B. 8 SSE INSTRUCTION FORMATS AND ENCODINGS}

The SSE instructions use the ModR/M format and are preceded by the 0FH prefix byte. In general, operations are not duplicated to provide two directions (that is, separate load and store variants).
The following three tables (Tables B-22, B-23, and B-24) show the formats and encodings for the SSE SIMD floating-point, SIMD integer, and cacheability and memory ordering instructions, respectively. Some SSE instructions require a mandatory prefix ( \(66 \mathrm{H}, \mathrm{F} 2 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) ) as part of the two-byte opcode. Mandatory prefixes are included in the tables.

Table B-22. Formats and Encodings of SSE Floating-Point Instructions
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline \multicolumn{2}{|l|}{ADDPS—Add Packed Single-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 1000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 1000: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{ADDSS—Add Scalar Single-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 1111 0011:0000 1111:01011000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:0000 1111:01011000: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{ANDNPS-Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 0101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 0101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{ANDPS—Bitwise Logical AND of Packed Single-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 0100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 0100: \(\bmod\) xmmreg r/m \\
\hline \multicolumn{2}{|l|}{CMPPS-Compare Packed SinglePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1, imm8 & 0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 0000 1111:1100 0010: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{CMPSS-Compare Scalar SinglePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1, imm8 & 1111 0011:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg , imm8 & 11110011:0000 1111:1100 0010: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{COMISS-Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0010 1111:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0010 1111: \(\bmod\) xmmreg \(\mathrm{r} / \mathrm{m}\) \\
\hline
\end{tabular}

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline CVTPI2PS—Convert Packed Doubleword Integers to Packed SinglePrecision Floating-Point Values & \\
\hline mmreg to xmmreg & 0000 1111:0010 1010:11 xmmreg1 mmreg1 \\
\hline mem to xmmreg & 0000 1111:0010 1010: mod xmmreg r/m \\
\hline CVTPS2PI-Convert Packed SinglePrecision Floating-Point Values to Packed Doubleword Integers & \\
\hline xmmreg to mmreg & 0000 1111:0010 1101:11 mmreg1 xmmreg1 \\
\hline mem to mmreg & 0000 1111:0010 1101: mod mmreg r/m \\
\hline CVTSI2SS-Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value & \\
\hline r32 to xmmreg1 & 1111 0011:0000 1111:00101010:11 xmmreg1 г32 \\
\hline mem to xmmreg & 1111 0011:0000 1111:00101010: mod xmmreg r/m \\
\hline CVTSS2SI-Convert Scalar SinglePrecision Floating-Point Value to Doubleword Integer & \\
\hline xmmreg to r32 & 11110011:0000 1111:0010 1101:11 r32 xmmreg \\
\hline mem to r32 & 1111 0011:0000 1111:0010 1101: mod r32 r/m \\
\hline CVTTPS2PI-Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers & \\
\hline xmmreg to mmreg & 0000 1111:0010 1100:11 mmreg1 xmmreg1 \\
\hline mem to mmreg & 0000 1111:0010 1100: mod mmreg r/m \\
\hline CVTTSS2SI-Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer & \\
\hline xmmreg to r32 & 1111 0011:0000 1111:0010 1100:11 r32 xmmreg1 \\
\hline mem to r32 & 1111 0011:0000 1111:0010 1100: mod r32 r/m \\
\hline DIVPS—Divide Packed Single-Precision Floating-Point Values & \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 1110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 1110: mod xmmreg \(\mathrm{r} / \mathrm{m}\) \\
\hline DIVSS-Divide Scalar Single-Precision Floating-Point Values & \\
\hline
\end{tabular}

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline xmmreg2 to xmmreg1 & 1111 0011:0000 1111:0101 1110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:0000 1111:0101 1110: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{LDMXCSR-Load MXCSR Register State} \\
\hline m32 to MXCSR & 0000 1111:1010 1110:mod \({ }^{\text {A }} 010\) mem \\
\hline \multicolumn{2}{|l|}{MAXPS-Return Maximum Packed Single-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 1111:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 1111: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MAXSS—Return Maximum Scalar Double-Precision Floating-Point Value} \\
\hline xmmreg2 to xmmreg1 & \(11110011: 0000\) 1111:0101 1111:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:0000 1111:0101 1111: mod xmmreg「/m \\
\hline \multicolumn{2}{|l|}{MINPS—Return Minimum Packed Double-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 1101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 1101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MINSS-Return Minimum Scalar DoublePrecision Floating-Point Value} \\
\hline xmmreg2 to xmmreg1 & \(11110011: 0000\) 1111:0101 1101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:0000 1111:0101 1101: mod xmmreg「/m \\
\hline \multicolumn{2}{|l|}{MOVAPS-Move Aligned Packed Single-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0010 1000:11 xmmreg2 xmmreg1 \\
\hline mem to xmmreg1 & 0000 1111:0010 1000: mod xmmreg r/m \\
\hline xmmreg1 to xmmreg2 & 0000 1111:0010 1001:11 xmmreg1 xmmreg2 \\
\hline xmmreg1 to mem & 0000 1111:0010 1001: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline MOVHLPS-Move Packed SinglePrecision Floating-Point Values High to Low & \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0001 0010:11 xmmreg1 xmmreg2 \\
\hline MOVHPS-Move High Packed SinglePrecision Floating-Point Values & \\
\hline mem to xmmreg & 0000 1111:0001 0110: mod xmmreg r/m \\
\hline xmmreg to mem & 0000 1111:0001 0111: mod xmmreg r/m \\
\hline MOVLHPS—Move Packed SinglePrecision Floating-Point Values Low to High & \\
\hline xmmreg2 to xmmreg1 & 0000 1111:00010110:11 xmmreg1 xmmreg2 \\
\hline MOVLPS-Move Low Packed SinglePrecision Floating-Point Values & \\
\hline mem to xmmreg & 0000 1111:0001 0010: mod xmmreg r/m \\
\hline xmmreg to mem & 0000 1111:0001 0011: mod xmmreg r/m \\
\hline MOVMSKPS-Extract Packed SinglePrecision Floating-Point Sign Mask & \\
\hline xmmreg to r32 & 0000 1111:0101 0000:11 r32 xmmreg \\
\hline MOVSS-Move Scalar Single-Precision Floating-Point Values & \\
\hline xmmreg2 to xmmreg1 & \(11110011: 0000\) 1111:0001 0000:11 xmmreg2 xmmreg1 \\
\hline mem to xmmreg 1 & \(11110011: 0000\) 1111:0001 0000: mod xmmreg r/m \\
\hline xmmreg1 to xmmreg2 & 1111 0011:0000 1111:0001 0001:11 xmmreg1 xmmreg2 \\
\hline xmmreg1 to mem & 11110011:0000 1111:0001 0001: mod xmmreg r/m \\
\hline MOVUPS—Move Unaligned Packed Single-Precision Floating-Point Values & \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0001 0000:11 xmmreg2 xmmreg1 \\
\hline mem to xmmreg 1 & 0000 1111:0001 0000: mod xmmreg r/m \\
\hline xmmreg1 to xmmreg2 & 0000 1111:0001 0001:11 xmmreg1 xmmreg2 \\
\hline xmmreg1 to mem & 0000 1111:0001 0001: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline \multicolumn{2}{|l|}{MULPS—Multiply Packed SinglePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 1001:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 1001: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MULSS—Multiply Scalar Single-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 1111 0011:0000 1111:0101 1001:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 11110011:0000 1111:0101 1001: mod xmmreg \\
\hline \multicolumn{2}{|l|}{ORPS-Bitwise Logical OR of SinglePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 0110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 0110: \(\bmod\) xmmreg \(\mathrm{r} / \mathrm{m}\) \\
\hline \multicolumn{2}{|l|}{RCPPS-Compute Reciprocals of Packed Single-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 0011:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 0011: mod xmmreg \(\mathrm{r} / \mathrm{m}\) \\
\hline \multicolumn{2}{|l|}{RCPSS—Compute Reciprocals of Scalar Single-Precision Floating-Point Value} \\
\hline xmmreg2 to xmmreg1 & 1111 0011:0000 1111:01010011:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:0000 1111:01010011: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{RSQRTPS-Compute Reciprocals of Square Roots of Packed SinglePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 0010:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 0010: mode xmmreg r/m \\
\hline \multicolumn{2}{|l|}{RSQRTSS-Compute Reciprocals of Square Roots of Scalar Single-Precision Floating-Point Value} \\
\hline xmmreg2 to xmmreg1 & \(11110011: 0000\) 1111:0101 0010:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:0000 1111:0101 0010: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{SHUFPS-Shuffle Packed SinglePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1, imm8 & 0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 0000 1111:1100 0110: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{SQRTPS-Compute Square Roots of Packed Single-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 0001:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 0001: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{SQRTSS-Compute Square Root of Scalar Single-Precision Floating-Point Value} \\
\hline xmmreg2 to xmmreg1 & 1111 0011:0000 1111:0101 0001:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:0000 1111:0101 0001:mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{STMXCSR-Store MXCSR Register State} \\
\hline MXCSR to mem & 0000 1111:1010 1110:mod \({ }^{\text {A }} 011\) mem \\
\hline \multicolumn{2}{|l|}{SUBPS—Subtract Packed SinglePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 1100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 1100:mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{SUBSS—Subtract Scalar SinglePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 1111 0011:0000 1111:0101 1100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:0000 1111:0101 1100:mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{UCOMISS—Unordered Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS} \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0010 1110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0010 1110: mod xmmreg r/m \\
\hline UNPCKHPS—Unpack and Interleave High Packed Single-Precision FloatingPoint Values & \\
\hline
\end{tabular}

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0001 0101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0001 0101: mod xmmreg r/m \\
\hline UNPCKLPS—Unpack and Interleave Low Packed Single-Precision Floating-Point Values & \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0001 0100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0001 0100: mod xmmreg r/m \\
\hline XORPS—Bitwise Logical XOR of SinglePrecision Floating-Point Values & \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 0111:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 0111: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-23. Formats and Encodings of SSE Integer Instructions
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Instruction and format } & \multicolumn{1}{c|}{ Encoding } \\
\hline PAVGB/PAVGW-Average Packed Integers & \\
\hline mmreg2 to mmreg1 & 0000 1111:1110 0000:11 mmreg1 mmreg2 \\
\hline & 0000 1111:1110 0011:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:1110 0000: mod mmreg r/m \\
\hline & 0000 1111:1110 0011: mod mmreg r/m \\
\hline PEXTRW-Extract Word & 0000 11111:1100 0101:11 r32 mmreg: imm8 \\
\hline mmreg to reg32, imm8 & 0000 1111:1100 0100:11 mmreg r32: imm8 \\
\hline PINSRW-Insert Word & \begin{tabular}{l}
0000 1111:1100 0100: mod mmreg r/m: \\
imm8
\end{tabular} \\
\hline reg32 to mmreg, imm8 & \\
\hline m16 to mmreg, imm8 & 0000 11111:1110 1110:11 mmreg1 mmreg2 \\
\hline \begin{tabular}{l} 
PMAXSW-Maximum of Packed Signed Word \\
Integers
\end{tabular} & 0000 1111:1110 1110: mod mmreg r/m \\
\hline mmreg2 to mmreg1 & 0000 1111:1101 1110:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:1101 1110: mod mmreg r/m \\
\hline \begin{tabular}{l} 
PMAXUB-Maximum of Packed Unsigned Byte \\
Integers
\end{tabular} \\
\hline mmreg2 to mmreg1 & \\
\hline mem to mmreg &
\end{tabular}

Table B-23. Formats and Encodings of SSE Integer Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline PMINSW-Minimum of Packed Signed Word Integers & \\
\hline mmreg2 to mmreg1 & 0000 1111:1110 1010:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:1110 1010: mod mmreg r/m \\
\hline PMINUB-Minimum of Packed Unsigned Byte Integers & \\
\hline mmreg2 to mmreg1 & 0000 1111:1101 1010:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:1101 1010: mod mmreg r/m \\
\hline PMOVMSKB-Move Byte Mask To Integer & \\
\hline mmreg to reg32 & 0000 1111:1101 0111:11 r32 mmreg \\
\hline PMULHUW—Multiply Packed Unsigned Integers and Store High Result & \\
\hline mmreg2 to mmreg1 & 0000 1111:1110 0100:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:1110 0100: mod mmreg r/m \\
\hline PSADBW-Compute Sum of Absolute Differences & \\
\hline mmreg2 to mmreg1 & 0000 1111:1111 0110:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:1111 0110: mod mmreg r/m \\
\hline PSHUFW-Shuffle Packed Words & \\
\hline mmreg2 to mmreg1, imm8 & 0000 1111:0111 0000:11 mmreg1 mmreg2: imm8 \\
\hline mem to mmreg, imm8 & 0000 1111:0111 0000: mod mmreg r/m: imm8 \\
\hline
\end{tabular}

Table B-24. Format and Encoding of SSE Cacheability \& Memory Ordering Instructions
\begin{tabular}{|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction and Format } & \multicolumn{1}{c|}{ Encoding } \\
\hline MASKMOVQ-Store Selected Bytes of Quadword & \\
\hline mmreg2 to mmreg1 & \begin{tabular}{l}
0000 1111:1111 0111:11 mmreg1 \\
mmreg2
\end{tabular} \\
\hline \begin{tabular}{l} 
MOVNTPS-Store Packed Single-Precision Floating- \\
Point Values Using Non-Temporal Hint
\end{tabular} & \\
\hline xmmreg to mem & \begin{tabular}{l}
0000 1111:0010 1011: mod xmmreg \\
r/m
\end{tabular} \\
\hline
\end{tabular}

Table B-24. Format and Encoding of SSE Cacheability \& Memory Ordering Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline MOVNTQ—Store Quadword Using Non-Temporal Hint & \\
\hline mmreg to mem & 0000 1111:1110 0111: mod mmreg r/m \\
\hline PREFETCHTO—Prefetch Temporal to All Cache Levels & 0000 1111:0001 1000:mod \({ }^{\text {A }} 001\) mem \\
\hline PREFETCHT1-Prefetch Temporal to First Level Cache & 0000 1111:0001 1000:mod \({ }^{\text {A }} 010\) mem \\
\hline PREFETCHT2-Prefetch Temporal to Second Level Cache & 0000 1111:0001 1000:mod \({ }^{\text {A }} 011\) mem \\
\hline PREFETCHNTA-Prefetch Non-Temporal to All Cache Levels & 0000 1111:0001 1000:mod \({ }^{\text {A }} 000\) mem \\
\hline SFENCE-Store Fence & \(00001111: 10101110: 11111000\) \\
\hline
\end{tabular}

\section*{B. 9 SSE2 INSTRUCTION FORMATS AND ENCODINGS}

The SSE2 instructions use the ModR/M format and are preceded by the 0FH prefix byte. In general, operations are not duplicated to provide two directions (that is, separate load and store variants).

The following three tables show the formats and encodings for the SSE2 SIMD floating-point, SIMD integer, and cacheability instructions, respectively. Some SSE2 instructions require a mandatory prefix ( \(66 \mathrm{H}, \mathrm{F} 2 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) ) as part of the two-byte opcode. These prefixes are included in the tables.

\section*{B.9.1 Granularity Field (gg)}

The granularity field ( gg ) indicates the size of the packed operands that the instruction is operating on. When this field is used, it is located in bits 1 and 0 of the second opcode byte. Table B-25 shows the encoding of this gg field.

Table B-25. Encoding of Granularity of Data Field (gg)
\begin{tabular}{|l|l|}
\hline gg & \multicolumn{1}{|c|}{ Granularity of Data } \\
\hline 00 & Packed Bytes \\
\hline 01 & Packed Words \\
\hline 10 & Packed Doublewords \\
\hline 11 & Quadword \\
\hline
\end{tabular}

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline \multicolumn{2}{|l|}{ADDPD-Add Packed DoublePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0101 1000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0101 1000: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{ADDSD-Add Scalar Double-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 1111 0010:0000 1111:0101 1000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0010:0000 1111:0101 1000: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{ANDNPD-Bitwise Logical AND NOT of Packed Double-Precision FloatingPoint Values} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0101 0101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0101 0101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{ANDPD-Bitwise Logical AND of Packed Double-Precision FloatingPoint Values} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0101 0100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0101 0100: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{CMPPD-Compare Packed DoublePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1, imm8 & 0110 0110:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 0110 0110:0000 1111:1100 0010: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{CMPSD-Compare Scalar DoublePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1, imm8 & 11110010:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 11110 010:0000 1111:1100 0010: mod xmmreg r/m: imm8 \\
\hline
\end{tabular}

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline COMISD-Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS & \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0010 1111:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0010 1111: mod xmmreg r/m \\
\hline CVTPI2PD-Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values & \\
\hline mmreg to xmmreg & 0110 0110:0000 1111:0010 1010:11 xmmreg1 mmreg 1 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0010 1010: mod xmmreg r/m \\
\hline CVTPD2PI-Convert Packed DoublePrecision Floating-Point Values to Packed Doubleword Integers & \\
\hline xmmreg to mmreg & 0110 0110:0000 1111:0010 1101:11 mmreg1 xmmreg1 \\
\hline mem to mmreg & 0110 0110:0000 1111:0010 1101: mod mmreg r/m \\
\hline CVTSI2SD-Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value & \\
\hline r32 to xmmreg1 & 1111 0010:0000 1111:0010 1010:11 xmmreg r32 \\
\hline mem to xmmreg & 1111 0010:0000 1111:0010 1010: mod xmmreg r/m \\
\hline CVTSD2SI-Convert Scalar DoublePrecision Floating-Point Value to Doubleword Integer & \\
\hline xmmreg to r32 & 1111 0010:0000 1111:0010 1101:11 r32 xmmreg \\
\hline mem to r32 & 1111 0010:0000 1111:0010 1101: mod r32 r/m \\
\hline CVTTPD2PI-Convert with Truncation Packed Double-Precision FloatingPoint Values to Packed Doubleword Integers & \\
\hline xmmreg to mmreg & 0110 0110:0000 1111:0010 1100:11 mmreg xmmreg \\
\hline mem to mmreg & 0110 0110:0000 1111:0010 1100: mod mmreg r/m \\
\hline
\end{tabular}

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline CVTTSD2SI-Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer & \\
\hline xmmreg to r32 & 1111 0010:0000 1111:0010 1100:11 r32 xmmreg \\
\hline mem to r32 & 1111 0010:0000 1111:0010 1100: mod r32 r/m \\
\hline CVTPD2PS—Covert Packed DoublePrecision Floating-Point Values to Packed Single-Precision FloatingPoint Values & \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0101 1010:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0101 1010: mod xmmreg r/m \\
\hline CVTPS2PD-Covert Packed SinglePrecision Floating-Point Values to Packed Double-Precision FloatingPoint Values & \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 1010:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0000 1111:0101 1010: mod xmmreg r/m \\
\hline CVTSD2SS-Covert Scalar DoublePrecision Floating-Point Value to Scalar Single-Precision Floating-Point Value & \\
\hline xmmreg2 to xmmreg1 & 1111 0010:0000 1111:0101 1010:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0010:0000 1111:0101 1010: mod xmmreg r/m \\
\hline CVTSS2SD-Covert Scalar SinglePrecision Floating-Point Value to Scalar Double-Precision FloatingPoint Value & \\
\hline xmmreg2 to xmmreg1 & 1111 0011:0000 1111:0101 1010:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:00001 111:0101 1010: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline CVTPD2DQ-Convert Packed DoublePrecision Floating-Point Values to Packed Doubleword Integers & \\
\hline xmmreg2 to xmmreg1 & 1111 0010:0000 1111:1110 0110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0010:0000 1111:1110 0110: mod xmmreg r/m \\
\hline \begin{tabular}{l}
CVTTPD2DQ-Convert With \\
Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
\end{tabular} & \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:1110 0110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:1110 0110: mod xmmreg r/m \\
\hline CVTDQ2PD-Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values & \\
\hline xmmreg2 to xmmreg1 & 1111 0011:0000 1111:1110 0110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:0000 1111:1110 0110: mod xmmreg r/m \\
\hline CVTPS2DQ-Convert Packed SinglePrecision Floating-Point Values to Packed Doubleword Integers & \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0101 1011:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0101 1011: mod xmmreg r/m \\
\hline CVTTPS2DQ-Convert With Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers & \\
\hline xmmreg2 to xmmreg1 & 1111 0011:0000 1111:0101 1011:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:0000 1111:0101 1011: mod xmmreg r/m \\
\hline CVTDQ2PS-Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values & \\
\hline xmmreg2 to xmmreg1 & 0000 1111:0101 1011:11 xmmreg1 xmmreg2 \\
\hline
\end{tabular}

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline mem to xmmreg & 0000 1111:0101 1011: \(\bmod\) xmmreg r/m \\
\hline \multicolumn{2}{|l|}{DIVPD-Divide Packed DoublePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0101 1110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0101 1110: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{DIVSD—Divide Scalar DoublePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 1111 0010:0000 1111:0101 1110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0010:0000 1111:0101 1110: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MAXPD-Return Maximum Packed Double-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0101 1111:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0101 1111: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MAXSD-Return Maximum Scalar Double-Precision Floating-Point Value} \\
\hline xmmreg2 to xmmreg1 & 1111 0010:0000 1111:0101 1111:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0010:0000 1111:0101 1111: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MINPD-Return Minimum Packed Double-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0101 1101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0101 1101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MINSD-Return Minimum Scalar Double-Precision Floating-Point Value} \\
\hline xmmreg2 to xmmreg1 & 1111 0010:0000 1111:0101 1101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0010:0000 1111:0101 1101: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{MOVAPD-Move Aligned Packed Double-Precision Floating-Point Values} \\
\hline xmmreg1 to xmmreg2 & 0110 0110:0000 1111:0010 1001:11 xmmreg2 xmmreg1 \\
\hline xmmreg1 to mem & 0110 0110:0000 1111:0010 1001: mod xmmreg r/m \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0010 1000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg1 & 0110 0110:0000 1111:0010 1000: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MOVHPD-Move High Packed DoublePrecision Floating-Point Values} \\
\hline xmmreg to mem & 0110 0110:0000 1111:0001 0111: mod xmmreg r/m \\
\hline mem to xmmreg & 01100110:0000 1111:0001 0110: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MOVLPD-Move Low Packed DoublePrecision Floating-Point Values} \\
\hline xmmreg to mem & 0110 0110:0000 1111:0001 0011: mod xmmreg r/m \\
\hline mem to xmmreg & 0110 0110:0000 1111:0001 0010: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MOVMSKPD-Extract Packed DoublePrecision Floating-Point Sign Mask} \\
\hline xmmreg to r32 & 01100110:0000 1111:0101 0000:11 r32 xmmreg \\
\hline \multicolumn{2}{|l|}{MOVSD-Move Scalar DoublePrecision Floating-Point Values} \\
\hline xmmreg1 to xmmreg2 & 1111 0010:0000 1111:0001 0001:11 xmmreg2 xmmreg1 \\
\hline xmmreg1 to mem & 1111 0010:0000 1111:0001 0001: mod xmmreg r/m \\
\hline xmmreg2 to xmmreg1 & 1111 0010:0000 1111:0001 0000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg1 & 1111 0010:0000 1111:0001 0000: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MOVUPD-Move Unaligned Packed Double-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0001 0001:11 xmmreg2 xmmreg1 \\
\hline mem to xmmreg1 & 0110 0110:0000 1111:0001 0001: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline xmmreg1 to xmmreg2 & 0110 0110:0000 1111:0001 0000:11 xmmreg1 xmmreg2 \\
\hline xmmreg1 to mem & 0110 0110:0000 1111:0001 0000: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MULPD-Multiply Packed DoublePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0101 1001:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0101 1001: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MULSD-Multiply Scalar DoublePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & 1111 0010:00001111:01011001:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0010:00001111:01011001: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{ORPD-Bitwise Logical OR of Double-Precision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0101 0110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0101 0110: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{SHUFPD-Shuffle Packed DoublePrecision Floating-Point Values} \\
\hline xmmreg2 to xmmreg1, imm8 & 0110 0110:0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg , imm8 & 0110 0110:0000 1111:1100 0110: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{SQRTPD-Compute Square Roots of Packed Double-Precision FloatingPoint Values} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0101 0001:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0101 0001: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{SQRTSD-Compute Square Root of Scalar Double-Precision FloatingPoint Value} \\
\hline xmmreg2 to xmmreg1 & 1111 0010:0000 1111:0101 0001:11 xmmreg1 xmmreg2 \\
\hline
\end{tabular}

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline mem to xmmreg & 1111 0010:0000 1111:0101 0001: mod xmmreg r/m \\
\hline SUBPD-Subtract Packed DoublePrecision Floating-Point Values & \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 01100110:0000 1111:0101 1100: mod xmmreg r/m \\
\hline SUBSD-Subtract Scalar DoublePrecision Floating-Point Values & \\
\hline xmmreg2 to xmmreg1 & 1111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0010:0000 1111:0101 1100: mod xmmreg r/m \\
\hline UCOMISD-Unordered Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS & \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 01100110:0000 1111:0010 1110: mod xmmreg r/m \\
\hline UNPCKHPD-Unpack and Interleave High Packed Double-Precision Floating-Point Values & \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 01100110:0000 1111:0001 0101: mod xmmreg r/m \\
\hline UNPCKLPD-Unpack and Interleave Low Packed Double-Precision Floating-Point Values & \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0001 0100: mod xmmreg r/m \\
\hline XORPD-Bitwise Logical OR of Double-Precision Floating-Point Values & \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0101 0111:11 xmmreg1 xmmreg2 \\
\hline
\end{tabular}

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline mem to xmmreg & \(01100110: 00001111: 01010111: \mathrm{mod}\) xmmreg \(\mathrm{r} / \mathrm{m}\) \\
\hline
\end{tabular}

Table B-27. Formats and Encodings of SSE2 Integer Instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{MOVD-Move Doubleword} \\
\hline reg to xmmreg & 0110 0110:0000 1111:0110 1110: 11 xmmreg reg \\
\hline reg from xmmreg & 0110 0110:0000 1111:0111 1110: 11 xmmreg reg \\
\hline mem to xmmreg & 0110 0110:0000 1111:0110 1110: mod xmmreg r/m \\
\hline mem from xmmreg & 01100110:0000 1111:0111 1110: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MOVDQA-Move Aligned Double Quadword} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0110 1111:11 xmmreg1 xmmreg2 \\
\hline xmmreg2 from xmmreg1 & 0110 0110:0000 1111:0111 1111:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0110 1111: mod xmmreg r/m \\
\hline mem from xmmreg & 01100110:0000 1111:0111 1111: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MOVDQU-Move Unaligned Double Quadword} \\
\hline xmmreg2 to xmmreg1 & 1111 0011:0000 1111:0110 1111:11 xmmreg1 xmmreg2 \\
\hline xmmreg2 from xmmreg1 & \(11110011: 0000\) 1111:0111 1111:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:0000 1111:0110 1111: mod xmmreg r/m \\
\hline mem from xmmreg & 1111 0011:0000 1111:0111 1111: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{MOVQ2DQ-Move Quadword from MMX to XMM Register} \\
\hline mmreg to xmmreg & 1111 0011:0000 1111:1101 0110:11 mmreg1 mmreg2 \\
\hline \multicolumn{2}{|l|}{MOVDQ2Q-Move Quadword from XMM to MMX Register} \\
\hline xmmreg to mmreg & 1111 0010:0000 1111:1101 0110:11 mmreg1 mmreg2 \\
\hline \multicolumn{2}{|l|}{MOVQ-Move Quadword} \\
\hline xmmreg2 to xmmreg1 & \(11110011: 0000\) 1111:0111 1110: 11 xmmreg1 xmmreg2 \\
\hline xmmreg2 from xmmreg1 & 01100110:0000 1111:1101 0110: 11 xmmreg 1 xmmreg2 \\
\hline mem to xmmreg & 1111 0011:0000 1111:0111 1110: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline mem from xmmreg & 01100110:0000 1111:1101 0110: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PACKSSDW \({ }^{1}\)-Pack Dword To Word Data (signed with saturation)} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0110 1011: 11 xmmreg1 xmmreg2 \\
\hline memory to xmmreg & 0110 0110:0000 1111:0110 1011: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PACKSSWB—Pack Word To Byte Data (signed with saturation)} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0110 0011: 11 xmmreg1 xmmreg2 \\
\hline memory to xmmreg & 0110 0110:0000 1111:0110 0011: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PACKUSWB—Pack Word To Byte Data (unsigned with saturation)} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0110 0111: 11 xmmreg 1 xmmreg2 \\
\hline memory to xmmreg & 0110 0110:0000 1111:0110 0111: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PADDQ—Add Packed Quadword Integers} \\
\hline mmreg2 to mmreg1 & 0000 1111:1101 0100:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:1101 0100: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:1101 0100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:1101 0100: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PADD-Add With Wrap-around} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:1111 11gg: 11 xmmreg1 xmmreg2 \\
\hline memory to xmmreg & 0110 0110:0000 1111: 1111 11gg: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PADDS-Add Signed With Saturation} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111: \(111011 \mathrm{gg}: 11\) xmmreg1 xmmreg2 \\
\hline memory to xmmreg & 0110 0110:0000 1111: 1110 11gg: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PADDUS-Add Unsigned With Saturation} \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111: 1101 11gg: 11 xmmreg1 xmmreg2 \\
\hline
\end{tabular}

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline memory to xmmreg & 0110 0110:0000 1111: 1101 11gg: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PAND-Bitwise And} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:1101 1011: 11 xmmreg1 xmmreg2 \\
\hline memory to xmmreg & 0110 0110:0000 1111:1101 1011: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PANDN-Bitwise AndNot} \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:1101 1111: 11 xmmreg1 xmmreg2 \\
\hline memory to xmmreg & 0110 0110:0000 1111:1101 1111: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PAVGB-Average Packed Integers} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:11100 000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 01100110:00001111:11100000 mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PAVGW-Average Packed Integers} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:1110 0011:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:1110 0011 mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PCMPEQ-Packed Compare For Equality} \\
\hline xmmreg1 with xmmreg2 & 0110 0110:0000 1111:0111 01gg: 11 xmmreg 1 xmmreg2 \\
\hline xmmreg with memory & 0110 0110:0000 1111:0111 01gg: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PCMPGT-Packed Compare Greater (signed)} \\
\hline xmmreg1 with xmmreg2 & 0110 0110:0000 1111:0110 01gg: 11 xmmreg1 xmmreg2 \\
\hline xmmreg with memory & 0110 0110:0000 1111:0110 01gg: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PEXTRW-Extract Word} \\
\hline xmmreg to reg32, imm8 & \(01100110: 0000\) 1111:1100 0101:11 r32 xmmreg: imm8 \\
\hline \multicolumn{2}{|l|}{PINSRW-Insert Word} \\
\hline reg32 to xmmreg, imm8 & 0110 0110:0000 1111:1100 0100:11 xmmreg r32: imm8 \\
\hline
\end{tabular}

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline m16 to xmmreg, imm8 & 0110 0110:0000 1111:1100 0100: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PMADDWD-Packed Multiply Add} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:1111 0101: 11 xmmreg1 xmmreg2 \\
\hline memory to xmmreg & 01100110:0000 1111:1111 0101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMAXSW-Maximum of Packed Signed Word Integers} \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:1110 1110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 01100110:00001111:11101110: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMAXUB-Maximum of Packed Unsigned Byte Integers} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:1101 1110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:1101 1110: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMINSW-Minimum of Packed Signed Word Integers} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 00001111: 1110\) 1010:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:1110 1010: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMINUB-Minimum of Packed Unsigned Byte Integers} \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:1101 1010:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:1101 1010 mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMOVMSKB-Move Byte Mask To Integer} \\
\hline xmmreg to reg32 & 0110 0110:0000 1111:1101 0111:11 r32 xmmreg \\
\hline \multicolumn{2}{|l|}{PMULHUW—Packed multiplication, store high word (unsigned)} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:1110 0100: 11 xmmreg1 xmmreg2 \\
\hline memory to xmmreg & 0110 0110:0000 1111:1110 0100: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline PMULHW-Packed Multiplication, store high word & \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:1110 0101: 11 xmmreg 1 xmmreg2 \\
\hline memory to xmmreg & 0110 0110:0000 1111:1110 0101: mod xmmreg r/m \\
\hline PMULLW-Packed Multiplication, store low word & \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:1101 0101: 11 xmmreg1 xmmreg2 \\
\hline memory to xmmreg & \(01100110: 0000\) 1111:1101 0101: mod xmmreg r/m \\
\hline PMULUDQ—Multiply Packed Unsigned Doubleword Integers & \\
\hline mmreg2 to mmreg1 & 0000 1111:1111 0100:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:1111 0100: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 0110 0110:00001111:1111 0100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:00001111:1111 0100: mod xmmreg r/m \\
\hline POR-Bitwise Or & \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:1110 1011: 11 xmmreg1 xmmreg2 \\
\hline memory to xmmreg & \(01100110: 00001111: 1110\) 1011: mod xmmreg r/m \\
\hline PSADBW-Compute Sum of Absolute Differences & \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:1111 0110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:1111 0110: mod xmmreg r/m \\
\hline PSHUFLW-Shuffle Packed Low Words & \\
\hline xmmreg2 to xmmreg1, imm8 & 1111 0010:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 1111 0010:0000 1111:0111 0000:11 mod xmmreg r/m: imm8 \\
\hline
\end{tabular}

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline \multicolumn{2}{|l|}{PSHUFHW-Shuffle Packed High Words} \\
\hline xmmreg2 to xmmreg1, imm8 & 1111 0011:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 1111 0011:0000 1111:0111 0000: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PSHUFD-Shuffle Packed Doublewords} \\
\hline xmmreg2 to xmmreg1, imm8 & 0110 0110:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 0110 0110:0000 1111:0111 0000: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PSLLDQ—Shift Double Quadword Left Logical} \\
\hline xmmreg, imm8 & 01100110:0000 1111:0111 0011:11 111 xmmreg: imm8 \\
\hline \multicolumn{2}{|l|}{PSLL—Packed Shift Left Logical} \\
\hline xmmreg1 by xmmreg2 & 01100110:0000 1111:1111 00gg: 11 xmmreg 1 xmmreg2 \\
\hline xmmreg by memory & 0110 0110:0000 1111:1111 00gg: mod xmmreg r/m \\
\hline xmmreg by immediate & 0110 0110:0000 1111:0111 00gg: 11110 xmmreg: imm8 \\
\hline \multicolumn{2}{|l|}{PSRA-Packed Shift Right Arithmetic} \\
\hline xmmreg1 by xmmreg2 & 01100110:0000 1111:1110 00gg: 11 xmmreg 1 xmmreg2 \\
\hline xmmreg by memory & 0110 0110:0000 1111:1110 00gg: mod xmmreg r/m \\
\hline xmmreg by immediate & 0110 0110:0000 1111:0111 00gg: 11100 xmmreg: imm8 \\
\hline \multicolumn{2}{|l|}{PSRLDQ—Shift Double Quadword Right Logical} \\
\hline xmmreg, imm8 & 0110 0110:00001111:01110011:11 011 xmmreg: imm8 \\
\hline \multicolumn{2}{|l|}{PSRL-Packed Shift Right Logical} \\
\hline xmmreg1 by xmmreg2 & 01100110:0000 1111:1101 00gg: 11 xmmreg 1 xmmreg2 \\
\hline xmmreg by memory & 0110 0110:0000 1111:1101 00gg: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline xmmreg by immediate & 01100110:0000 1111:0111 00gg: 11010 xmmreg: imm8 \\
\hline \multicolumn{2}{|l|}{PSUBQ-Subtract Packed Quadword Integers} \\
\hline mmreg2 to mmreg1 & 0000 1111:11111 011:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:1111 1011: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:1111 1011:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:1111 1011: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PSUB-Subtract With Wrap-around} \\
\hline xmmreg2 from xmmreg1 & 0110 0110:0000 1111:1111 10gg: 11 xmmreg1 xmmreg2 \\
\hline memory from xmmreg & 0110 0110:0000 1111:1111 10gg: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PSUBS-Subtract Signed With Saturation} \\
\hline xmmreg2 from xmmreg1 & 0110 0110:0000 1111:1110 10gg: 11 xmmreg1 xmmreg2 \\
\hline memory from xmmreg & 0110 0110:0000 1111:1110 10gg: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PSUBUS-Subtract Unsigned With Saturation} \\
\hline xmmreg2 from xmmreg1 & 0000 1111:1101 10gg: 11 xmmreg1 xmmreg2 \\
\hline memory from xmmreg & 0000 1111:1101 10gg: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PUNPCKH-Unpack High Data To Next Larger Type} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0110 10gg:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0110 10gg: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PUNPCKHQDQ-Unpack High Data} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0110 1101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0110 1101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PUNPCKL—Unpack Low Data To Next Larger Type} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0110 00gg:11 xmmreg1 xmmreg2 \\
\hline
\end{tabular}

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)
\begin{tabular}{|c|l|}
\hline \multicolumn{1}{|c|}{ Instruction and Format } & \multicolumn{1}{c|}{ Encoding } \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0110 00gg: mod xmmreg r/m \\
\hline PUNPCKLQDQ—Unpack Low Data & \begin{tabular}{l}
0110 0110:0000 1111:0110 1100:11 xmmreg1 \\
xmmreg2
\end{tabular} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0110 1100: mod xmmreg r/m \\
\hline mem to xmmreg & \begin{tabular}{l}
\(01100110: 0000\) 1111:1110 1111: 11 xmmreg1 \\
xmmreg2
\end{tabular} \\
\hline PXOR-Bitwise Xor & \(01100110: 0000\) 1111:1110 1111: mod xmmreg r/m \\
\hline xmmreg2 to xmmreg1 \\
\hline memory to xmmreg & \\
\hline
\end{tabular}

Table B-28. Format and Encoding of SSE2 Cacheability Instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline MASKMOVDQU-Store Selected Bytes of Double Quadword & \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:1111 0111:11 xmmreg1 xmmreg2 \\
\hline CLFLUSH-Flush Cache Line & \\
\hline mem & 0000 1111:1010 1110: mod 111 r/m \\
\hline MOVNTPD-Store Packed DoublePrecision Floating-Point Values Using Non-Temporal Hint & \\
\hline xmmreg to mem & 0110 0110:0000 1111:0010 1011: mod xmmreg r/m \\
\hline MOVNTDQ-Store Double Quadword Using Non-Temporal Hint & \\
\hline xmmreg to mem & 0110 0110:0000 1111:1110 0111: mod xmmreg r/m \\
\hline MOVNTI-Store Doubleword Using Non-Temporal Hint & \\
\hline reg to mem & 0000 1111:1100 0011: mod reg r/m \\
\hline PAUSE-Spin Loop Hint & \(11110011: 10010000\) \\
\hline LFENCE-Load Fence & 0000 1111:1010 1110: 11101000 \\
\hline MFENCE-Memory Fence & 0000 1111:1010 1110: 11110000 \\
\hline
\end{tabular}

\section*{B. 10 SSE3 FORMATS AND ENCODINGS TABLE}

The tables in this section provide SSE3 formats and encodings. Some SSE3 instructions require a mandatory prefix ( \(66 \mathrm{H}, \mathrm{F} 2 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) ) as part of the two-byte opcode. These prefixes are included in the tables.

When in IA-32e mode, use of the REX.R prefix permits instructions that use general purpose and XMM registers to access additional registers. Some instructions require the REX.W prefix to promote the instruction to 64-bit operation. Instructions that require the REX.W prefix are listed (with their opcodes) in Section B.13.

Table B-29. Formats and Encodings of SSE3 Floating-Point Instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline ADDSUBPD-Add /Sub packed DP FP numbers from XMM2/Mem to XMM1 & \\
\hline xmmreg2 to xmmreg1 & 01100110:00001111:11010000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 01100110:00001111:11010000: mod xmmreg r/m \\
\hline ADDSUBPS-Add /Sub packed SP FP numbers from XMM2/Mem to XMM1 & \\
\hline xmmreg2 to xmmreg1 & 11110010:00001111:11010000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 11110010:00001111:11010000: mod xmmreg r/m \\
\hline HADDPD—Add horizontally packed DP FP numbers XMM2/Mem to XMM1 & \\
\hline xmmreg2 to xmmreg1 & 01100110:00001111:01111100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 01100110:00001111:01111100: mod xmmreg r/m \\
\hline HADDPS—Add horizontally packed SP FP numbers XMM2/Mem to XMM1 & \\
\hline xmmreg2 to xmmreg1 & 11110010:00001111:01111100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 11110010:00001111:01111100: mod xmmreg r/m \\
\hline HSUBPD-Sub horizontally packed DP FP numbers XMM2/Mem to XMM1 & \\
\hline xmmreg2 to xmmreg1 & 01100110:00001111:01111101:11 xmmreg1 xmmreg2 \\
\hline
\end{tabular}

Table B-29. Formats and Encodings of SSE3 Floating-Point Instructions (Contd.)
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Instruction and Format } & \multicolumn{1}{c|}{ Encoding } \\
\hline mem to xmmreg & \begin{tabular}{l}
\(01100110: 00001111: 01111101: \mathrm{mod}\) xmmreg \\
r/m
\end{tabular} \\
\hline \begin{tabular}{l} 
HSUBPS-Sub horizontally packed SP FP \\
numbers XMM2/Mem to XMM1
\end{tabular} & \\
\hline xmmreg2 to xmmreg1 & \begin{tabular}{l}
\(11110010: 00001111: 01111101: 11\) xmmreg1 \\
xmmreg2
\end{tabular} \\
\hline mem to xmmreg & \begin{tabular}{l}
\(11110010: 00001111: 01111101: ~ m o d ~ x m m r e g ~\) \\
r/m
\end{tabular} \\
\hline
\end{tabular}

Table B-30. Formats and Encodings for SSE3 Event Management Instructions
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Instruction and format } & Encoding \\
\hline \begin{tabular}{l} 
MONITOR-Set up a linear address range to \\
be monitored by hardware
\end{tabular} & \\
\hline eax, ecx, edx & \(00001111: 0000\) 0001:11 001 000 \\
\hline \begin{tabular}{l} 
MWAIT-Wait until write-back store \\
performed within the range specified by \\
the instruction MONITOR
\end{tabular} & \\
\hline eax, ecx & \(00001111: 00000001: 11001001\) \\
\hline
\end{tabular}

Table B-31. Formats and Encodings for SSE3 Integer and Move Instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline FISTTP-Store ST in int16 (chop) and pop & \\
\hline m16int & \(11011111:\) mod \(^{\text {A }} 001\) r/m \\
\hline FISTTP-Store ST in int32 (chop) and pop & \\
\hline m32int & \(11011011:\) mod \(^{\text {A }} 001\) r/m \\
\hline FISTTP-Store ST in int64 (chop) and pop & \\
\hline m64int & \(11011101:\) mod \(^{\text {A }} 001\) r/m \\
\hline LDDQU-Load unaligned integer 128-bit & \\
\hline xmm, m128 & \[
\begin{aligned}
& \text { 11110010:00001111:11110000: } \text { mod }^{\mathrm{A}} \text { xmmreg } \\
& \text { г/m }
\end{aligned}
\] \\
\hline MOVDDUP-Move 64 bits representing one DP data from XMM2/Mem to XMM1 and duplicate & \\
\hline xmmreg2 to xmmreg1 & 11110010:00001111:00010010:11 xmmreg1 xmmreg2 \\
\hline
\end{tabular}

Table B-31. Formats and Encodings for SSE3 Integer and Move Instructions (Contd.)
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Instruction and Format } & \multicolumn{1}{c|}{ Encoding } \\
\hline mem to xmmreg & \begin{tabular}{l}
\(11110010: 00001111: 00010010: ~ m o d ~ x m m r e g ~\) \\
r/m
\end{tabular} \\
\hline \begin{tabular}{l} 
MOVSHDUP-Move 128 bits representing 4 \\
SP data from XMM2/Mem to XMM1 and \\
duplicate high
\end{tabular} & \\
\hline xmmreg2 to xmmreg1 & \begin{tabular}{l}
\(11110011: 00001111: 00010110: 11\) xmmreg1 \\
xmmreg2
\end{tabular} \\
\hline mem to xmmreg & \begin{tabular}{l}
\(11110011: 00001111: 00010110: ~ m o d ~ x m m r e g ~\) \\
r/m
\end{tabular} \\
\hline \begin{tabular}{l} 
MOVSLDUP-Move 128 bits representing 4 \\
SP data from XMM2/Mem to XMM1 and \\
duplicate low
\end{tabular} & \\
\hline xmmreg2 to xmmreg1 & \begin{tabular}{l}
\(11110011: 00001111: 00010010: 11\) xmmreg1 \\
xmmreg2
\end{tabular} \\
\hline mem to xmmreg & \begin{tabular}{l}
\(11110011: 00001111: 00010010: ~ m o d ~ x m m r e g ~\) \\
r/m
\end{tabular} \\
\hline
\end{tabular}

\section*{B. 11 SSSE3 FORMATS AND ENCODING TABLE}

The tables in this section provide SSSE3 formats and encodings. Some SSSE3 instructions require a mandatory prefix ( 66 H ) as part of the three-byte opcode. These prefixes are included in the table below.

Table B-32. Formats and Encodings for SSSE3 Instructions
\begin{tabular}{|c|l|}
\hline Instruction and Format & \multicolumn{1}{|c|}{ Encoding } \\
\hline \begin{tabular}{l} 
PABSB-Packed Absolute \\
Value Bytes
\end{tabular} & \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: 0001 1100:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0001 1100: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & \begin{tabular}{l}
\(01100110: 00001111: 0011 ~ 1000: 0001 ~ 1100: 11 ~ x m m r e g 1 ~\) \\
xmmreg2
\end{tabular} \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000: 0001 1100: mod xmmreg r/m \\
\hline \begin{tabular}{l} 
PABSD-Packed \\
Absolute Value Double \\
Words
\end{tabular} & \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: 0001 1110:11 mmreg1 mmreg2 \\
\hline
\end{tabular}

Table B-32. Formats and Encodings for SSSE3 Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline mem to mmreg & 0000 1111:0011 1000: 0001 1110: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:0011 1000: 0001 1110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 01100110:0000 1111:0011 1000:0001 1110: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PABSW-Packed Absolute Value Words} \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: 0001 1101:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0001 1101: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0001 1101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0001 1101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PALIGNR-Packed Align Right} \\
\hline mmreg2 to mmreg1, imm8 & 0000 1111:0011 1010: 0000 1111:11 mmreg1 mmreg2: imm8 \\
\hline mem to mmreg, imm8 & 0000 1111:0011 1010: 0000 1111: mod mmreg r/m: imm8 \\
\hline xmmreg2 to xmmreg1, imm8 & 01100110:0000 1111:0011 1010: 0000 1111:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 0110 0110:0000 1111:0011 1010:0000 1111: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PHADDD-Packed Horizontal Add Double Words} \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: 0000 0010:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0000 0010: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0000 0010:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 01100110:0000 1111:0011 1000:0000 0010: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PHADDSW-Packed Horizontal Add and Saturate} \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: 0000 0011:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0000 0011: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0000 0011:11 xmmreg1 xmmreg2 \\
\hline
\end{tabular}

Table B-32. Formats and Encodings for SSSE3 Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline mem to xmmreg & 01100110:0000 1111:0011 1000:0000 0011: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PHADDW-Packed Horizontal Add Words} \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: 0000 0001:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0000 0001: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0000 0001:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000:0000 0001: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PHSUBD-Packed Horizontal Subtract Double Words} \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: \(00000110: 11\) mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0000 0110: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0000 0110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000: 0000 0110: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PHSUBSW-Packed Horizontal Subtract and Saturate} \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: \(00000111: 11\) mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0000 0111: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: \(00000111: 11\) xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000: 0000 0111: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PHSUBW-Packed Horizontal Subtract Words} \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: 0000 0101:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0000 0101: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0000 0101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000: 0000 0101: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-32. Formats and Encodings for SSSE3 Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline PMADDUBSW—Multiply and Add Packed Signed and Unsigned Bytes & \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: 0000 0100:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0000 0100: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:0011 1000: 0000 0100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0000 0100: mod xmmreg r/m \\
\hline PMULHRSW-Packed Multiply HIgn with Round and Scale & \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: 0000 1011:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0000 1011: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: 0000 1011:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0000 1011: mod xmmreg r/m \\
\hline PSHUFB-Packed Shuffle Bytes & \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: 0000 0000:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0000 0000: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:0011 1000:0000 0000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000: 0000 0000: mod xmmreg r/m \\
\hline PSIGNB-Packed Sign Bytes & \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: 0000 1000:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0000 1000: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0000 1000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000:0000 1000: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PSIGND-Packed Sign Double Words} \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000:0000 1010:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000: 0000 1010: mod mmreg r/m \\
\hline
\end{tabular}

Table B-32. Formats and Encodings for SSSE3 Instructions (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0000 1010:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000: 0000 1010: mod xmmreg r/m \\
\hline PSIGNW-Packed Sign Words & \\
\hline mmreg2 to mmreg1 & 0000 1111:0011 1000: 0000 1001:11 mmreg1 mmreg2 \\
\hline mem to mmreg & 0000 1111:0011 1000:0000 1001: mod mmreg r/m \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0000 1001:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0000 1001: mod xmmreg r/m \\
\hline
\end{tabular}

\section*{B. 12 AESNI AND PCLMULQDQ INSTRUCTION FORMATS AND ENCODINGS}

Table B-33 shows the formats and encodings for AESNI and PCLMULQDQ instructions.

Table B-33. Formats and Encodings of AESNI and PCLMULQDQ Instructions
\begin{tabular}{|c|l|}
\hline \multicolumn{1}{|c|}{ Instruction and Format } & \multicolumn{1}{c|}{ Encoding } \\
\hline \begin{tabular}{l} 
AESDEC-Perform One Round of an AES \\
Decryption Flow
\end{tabular} & \\
\hline xmmreg2 to xmmreg1 & \begin{tabular}{l}
\(01100110: 00001111: 00111000: 1101\) \\
\(1110: 11\) xmmreg1 xmmreg2
\end{tabular} \\
\hline mem to xmmreg & \begin{tabular}{l}
\(01100110: 0000\) 1111:0011 1000:1101 1110: \\
mod xmmreg r/m
\end{tabular} \\
\hline \begin{tabular}{l} 
AESDECLAST—Perform Last Round of an \\
AES Decryption Flow
\end{tabular} & \begin{tabular}{l}
0110 0110:0000 1111:0011 1000:1101 \\
\hline xmmreg2 to xmmreg1 \\
\hline mem to xmmreg \\
\hline \begin{tabular}{l} 
AESENC-Perform One Round of an AES \\
Encryption Flow
\end{tabular} \\
\hline xmmreg2 to xmmreg1 \\
mod xmmreg r/m
\end{tabular} \\
\hline
\end{tabular}

Table B-33. Formats and Encodings of AESNI and PCLMULQDQ Instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:1101 1100: mod xmmreg \(\mathrm{r} / \mathrm{m}\) \\
\hline \multicolumn{2}{|l|}{AESENCLAST-Perform Last Round of an AES Encryption Flow} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:1101 1101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 01100110:0000 1111:0011 1000:1101 1101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{AESIMC-Perform the AES InvMixColumn Transformation} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:1101 1011:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:1101 1011: mod xmmreg \(\mathrm{r} / \mathrm{m}\) \\
\hline \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { AESKEYGENASSIST-AES Round Key } \\
& \text { Generation Assist }
\end{aligned}
\]} \\
\hline xmmreg2 to xmmreg1, imm8 & 0110 0110:0000 1111:0011 1010:1101 1111:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 01100110:0000 1111:0011 1010:1101 1111: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PCLMULQDQ—Carry-Less Multiplication Quadword} \\
\hline xmmreg2 to xmmreg1, imm8 & 0110 0110:0000 1111:0011 1010:0100 0100:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 01100110:0000 1111:0011 1010:0100 0100: mod xmmreg \(\mathrm{r} / \mathrm{m}\) : imm8 \\
\hline
\end{tabular}

\section*{B. 13 SPECIAL ENCODINGS FOR 64-BIT MODE}

The following Pentium, P6, MMX, SSE, SSE2, SSE3 instructions are promoted to 64-bit operation in IA-32e mode by using REX.W. However, these entries are special cases that do not follow the general rules (specified in Section B.4).

Table B-34. Special Case Instructions Promoted Using REX.W
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{CMOVcc-Conditional Move} \\
\hline register2 to register1 & 0100 OROB 0000 1111:0100 tttn : 11 reg1 reg2 \\
\hline qwordregister2 to qwordregister1 & 0100 1ROB 0000 1111: 0100 tttn : 11 qwordreg1 qwordreg2 \\
\hline memory to register & 0100 ORXB 00001111 : 0100 tttn : mod reg r/m \\
\hline memory64 to qwordregister & 0100 1RXB 00001111 : 0100 tttn : mod qwordreg r/m \\
\hline \multicolumn{2}{|l|}{CVTSD2SI-Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer} \\
\hline xmmreg to r32 & \[
\begin{aligned}
& \text { 0100 OROB } 1111 \text { 0010:0000 1111:0010 } \\
& \text { 1101:11 r32 xmmreg }
\end{aligned}
\] \\
\hline xmmreg to r64 & 0100 1R0B 1111 0010:0000 1111:0010 1101:11 r64 xmmreg \\
\hline mem64 to r32 & ```
0100 OROXB 1111 0010:0000 1111:0010
1101:mod r32 r/m
``` \\
\hline mem64 to r64 & 0100 1RXB 1111 0010:0000 1111:0010 1101: \(\bmod \mathrm{r} 64 \mathrm{r} / \mathrm{m}\) \\
\hline \multicolumn{2}{|l|}{CVTSI2SS-Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value} \\
\hline r32 to xmmreg1 & 0100 OROB 1111 0011:0000 1111:0010 1010:11 xmmreg r32 \\
\hline r64 to xmmreg1 & 0100 1ROB 1111 0011:0000 1111:0010 1010:11 xmmreg r64 \\
\hline mem to xmmreg & 0100 ORXB 1111 0011:0000 1111:0010 1010: mod xmmreg r/m \\
\hline mem64 to xmmreg & 0100 1RXB 1111 0011:0000 1111:0010 1010: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{CVTSI2SD—Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value} \\
\hline r32 to xmmreg1 & 0100 OROB 1111 0010:0000 1111:0010 1010:11 xmmreg r32 \\
\hline r64 to xmmreg1 & 0100 1R0B 1111 0010:0000 1111:0010 1010:11 xmmreg r64 \\
\hline
\end{tabular}

Table B-34. Special Case Instructions Promoted Using REX.W (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline mem to xmmreg & 0100 ORXB 1111 0010:0000 1111:00101 010: mod xmmreg r/m \\
\hline mem64 to xmmreg & 0100 1RXB 1111 0010:0000 1111:0010 1010: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{CVTSS2SI-Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer} \\
\hline xmmreg to r32 & \[
\begin{aligned}
& \text { 0100 OROB } 1111 \text { 0011:0000 1111:0010 } \\
& \text { 1101:11 r32 xmmreg }
\end{aligned}
\] \\
\hline xmmreg to r64 & 0100 1ROB 1111 0011:0000 1111:0010 1101:11 r64 xmmreg \\
\hline mem to r32 & 0100 ORXB 11110011:00001111:00101101: mod r32 r/m \\
\hline mem32 to r64 & \begin{tabular}{l}
0100 1RXB 1111 0011:0000 1111:0010 \\
1101: mod r64 r/m
\end{tabular} \\
\hline \multicolumn{2}{|l|}{CVTTSD2SI-Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer} \\
\hline xmmreg to r32 & \[
\begin{aligned}
& \text { O100 OROB } \\
& \text { 11110010:00001111:00101100:11 г32 } \\
& \text { xmmreg }
\end{aligned}
\] \\
\hline xmmreg to r64 & \begin{tabular}{l}
0100 1ROB 1111 0010:0000 1111:0010 \\
1100:11 r64 xmmreg
\end{tabular} \\
\hline mem64 to r32 & 0100 ORXB 1111 0010:0000 1111:0010 1100: mod r32 r/m \\
\hline mem64 to r64 & 0100 1RXB 1111 0010:0000 1111:0010 1100: mod r64 r/m \\
\hline \multicolumn{2}{|l|}{CVTTSS2SI-Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer} \\
\hline xmmreg to r32 & 0100 OROB \(11110011: 0000\) 1111:0010 1100:11 r32 xmmreg1 \\
\hline xmmreg to r64 & 0100 1ROB 1111 0011:0000 1111:0010 1100:11 г64 xmmreg1 \\
\hline mem to r32 & 0100 ORXB 1111 0011:0000 1111:0010 1100: \(\bmod \mathrm{r} 32 \mathrm{r} / \mathrm{m}\) \\
\hline
\end{tabular}

Table B-34. Special Case Instructions Promoted Using REX.W (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline mem32 to r64 & 0100 1RXB 1111 0011:0000 1111:0010 1100: \(\bmod \mathrm{r} 64 \mathrm{r} / \mathrm{m}\) \\
\hline \multicolumn{2}{|l|}{MOVD/MOVQ-Move doubleword} \\
\hline reg to mmxreg & 0100 OROB 0000 1111:0110 1110: 11 mmxreg reg \\
\hline qwordreg to mmxreg & 0100 1ROB 0000 1111:0110 1110: 11 mmxreg qwordreg \\
\hline reg from mmxreg & 0100 OROB 0000 1111:0111 1110: 11 mmxreg reg \\
\hline qwordreg from mmxreg & 0100 1ROB 0000 1111:0111 1110: 11 mmxreg qwordreg \\
\hline mem to mmxreg & 0100 ORXB 0000 1111:0110 1110: mod mmxieg r/m \\
\hline mem64 to mmxreg & 0100 1RXB 0000 1111:0110 1110: mod mmxreg r/m \\
\hline mem from mmxreg & 0100 ORXB 0000 1111:0111 1110: mod mmxreg r/m \\
\hline mem64 from mmxreg & 0100 1RXB 0000 1111:0111 1110: mod mmxreg r/m \\
\hline mmxreg with memory & 0100 ORXB 0000 1111:0110 01gg: mod mmxreg r/m \\
\hline \multicolumn{2}{|l|}{MOVMSKPS-Extract Packed Single-Precision Floating-Point Sign Mask} \\
\hline xmmreg to r32 & 0100 OROB 0000 1111:0101 0000:11 г32 xmmreg \\
\hline xmmreg to r64 & 0100 1R0B 00001111:01010000:11 r64 xmmreg \\
\hline \multicolumn{2}{|l|}{PEXTRW-Extract Word} \\
\hline mmreg to reg32, imm8 & 0100 OROB 0000 1111:1100 0101:11 г32 mmreg: imm8 \\
\hline mmreg to reg64, imm8 & 0100 1ROB 0000 1111:1100 0101:11 r64 mmreg: imm8 \\
\hline xmmreg to reg32, imm8 & 0100 OROB \(0110011000001111: 1100\) 0101:11 r32 xmmreg: imm8 \\
\hline xmmreg to reg64, imm8 & 0100 1ROB \(0110011000001111: 1100\) 0101:11 r64 xmmreg: imm8 \\
\hline
\end{tabular}

Table B-34. Special Case Instructions Promoted Using REX.W (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{PINSRW-Insert Word} \\
\hline reg32 to mmreg, imm8 & 0100 OROB 0000 1111:1100 0100:11 mmreg г32: imm8 \\
\hline reg64 to mmreg, imm8 & 0100 1ROB 0000 1111:1100 0100:11 mmreg r64: imm8 \\
\hline m16 to mmreg, imm8 & 0100 OROB 0000 1111:1100 \(0100 \bmod\) mmreg r/m: imm8 \\
\hline m16 to mmreg, imm8 & 0100 1RXB 0000 1111:11000100 mod mmreg r/m: imm8 \\
\hline reg32 to xmmreg, imm8 & 0100 ORXB 011001100000 1111:1100 0100:11 xmmreg r32: imm8 \\
\hline reg64 to xmmreg, imm8 & 0100 ORXB 011001100000 1111:1100 0100:11 xmmreg r64: imm8 \\
\hline m16 to xmmreg, imm8 & 0100 ORXB 011001100000 1111:1100 0100 mod xmmreg r/m: imm8 \\
\hline m16 to xmmreg, imm8 & 0100 1RXB 011001100000 1111:1100 0100 mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PMOVMSKB-Move Byte Mask To Integer} \\
\hline mmreg to reg32 & 0100 ORXB 0000 1111:1101 0111:11 г32 mmreg \\
\hline mmreg to reg64 & 0100 1ROB 0000 1111:1101 0111:11 r64 mmreg \\
\hline xmmreg to reg32 & 0100 ORXB 011001100000 1111:1101 0111:11 r32 mmreg \\
\hline xmmreg to reg64 & 011001100000 1111:1101 0111:11 r64 xmmreg \\
\hline
\end{tabular}

\section*{B. 14 SSE4.1 FORMATS AND ENCODING TABLE}

The tables in this section provide SSE4.1 formats and encodings. Some SSE4.1 instructions require a mandatory prefix ( \(66 \mathrm{H}, \mathrm{F} 2 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) ) as part of the three-byte opcode. These prefixes are included in the tables.

In 64-bit mode, some instructions requires REX.W, the byte sequence of REX.W prefix in the opcode sequence is shown.

Table B-35. Encodings of SSE4.1 instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{BLENDPD - Blend Packed DoublePrecision Floats} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1010:0000 1101:11 xmmreg 1 xmmreg 2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1010:0000 1101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{BLENDPS - Blend Packed SinglePrecision Floats} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1010:0000 1100:11 xmmreg 1 xmmreg 2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1010:0000 1100: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{BLENDVPD - Variable Blend Packed Double-Precision Floats} \\
\hline xmmreg2 to xmmreg1 <xmm0> & \(01100110: 0000\) 1111:0011 1000: \(00010101: 11\) xmmreg1 xmmreg2 \\
\hline mem to xmmreg <xmm0> & 0110 0110:0000 1111:0011 1000: 0001 0101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{BLENDVPS - Variable Blend Packed Single-Precision Floats} \\
\hline xmmreg2 to xmmreg1 <xmm0> & 0110 0110:0000 1111:0011 1000:0001 0100:11 xmmreg 1 xmmreg 2 \\
\hline mem to xmmreg <xmm0> & 0110 0110:0000 1111:0011 1000:0001 0100: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{DPPD - Packed Double-Precision Dot Products} \\
\hline xmmreg2 to xmmreg1, imm8 & 0110 0110:0000 1111:0011 1010:0100 0001:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 0110 0110:0000 1111:0011 1010: 0100 0001: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{DPPS - Packed Single-Precision Dot Products} \\
\hline xmmreg2 to xmmreg1, imm8 & \(01100110: 0000\) 1111:0011 1010:0100 0000:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 0110 0110:0000 1111:0011 1010:0100 0000: mod xmmreg r/m: imm8 \\
\hline
\end{tabular}

Table B-35. Encodings of SSE4.1 instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{EXTRACTPS - Extract From Packed Single-Precision Floats} \\
\hline reg from xmmreg , imm8 & 0110 0110:0000 1111:0011 1010:0001 0111:11 xmmreg reg: imm8 \\
\hline mem from xmmreg, imm8 & 01100110:0000 1111:0011 1010: 0001 0111: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{INSERTPS - Insert Into Packed SinglePrecision Floats} \\
\hline xmmreg2 to xmmreg1, imm8 & 0110 0110:0000 1111:0011 1010:0010 0001:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg , imm8 & 01100110:0000 1111:0011 1010:0010 0001: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{MOVNTDQA - Load Double Quadword Non-temporal Aligned} \\
\hline m128 to xmmreg & 01100110:0000 1111:0011 1000:0010 1010:11 r/m xmmreg2 \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
MPSADBW - Multiple Packed Sums of \\
Absolute Difference
\end{tabular}} \\
\hline xmmreg2 to xmmreg1, imm8 & \(01100110: 0000\) 1111:0011 1010: 0100 0010:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 01100110:0000 1111:0011 1010: 0100 0010: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PACKUSDW - Pack with Unsigned Saturation} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: 0010 1011:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0010 1011: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PBLENDVB - Variable Blend Packed Bytes} \\
\hline xmmreg2 to xmmreg1 <xmm0> & 01100110:0000 1111:0011 1000:0001 0000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg <xmm0> & 0110 0110:0000 1111:0011 1000:0001 0000: mod xmmreg r/m \\
\hline PBLENDW - Blend Packed Words & \\
\hline
\end{tabular}

Table B-35. Encodings of SSE4.1 instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline xmmreg2 to xmmreg1, imm8 & \(01100110: 0000\) 1111:0011 1010: 0001 1110:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 0110 0110:0000 1111:0011 1010:0000 1110: \(\bmod\) xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PCMPEQQ - Compare Packed Qword Data of Equal} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0010 1001:11 xmmreg 1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0010 1001: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PEXTRB - Extract Byte} \\
\hline reg from xmmreg , imm8 & \(01100110: 0000\) 1111:0011 1010: 0001 0100:11 xmmreg reg: imm8 \\
\hline xmmreg to mem, imm8 & \(01100110: 0000\) 1111:0011 1010: 0001 0100: \(\bmod\) xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PEXTRD - Extract DWord} \\
\hline reg from xmmreg, imm8 & 0110 0110:0000 1111:0011 1010:0001 0110:11 xmmreg reg: imm8 \\
\hline xmmreg to mem, imm8 & \(01100110: 0000\) 1111:0011 1010: 0001 0110: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PEXTRQ - Extract QWord} \\
\hline r64 from xmmreg, imm8 & 0110 0110:REX.W:0000 1111:0011 1010: 0001 0110:11 xmmreg reg: imm8 \\
\hline m64 from xmmreg, imm8 & 0110 0110:REX.W:0000 1111:0011 1010: 0001 0110: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PEXTRW - Extract Word} \\
\hline reg from xmmreg, imm8 & 01100110:0000 1111:0011 1010:0001 0101:11 reg xmmreg: imm8 \\
\hline mem from xmmreg, imm8 & \(01100110: 0000\) 1111:0011 1010: 0001 0101: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PHMINPOSUW - Packed Horizontal Word Minimum} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: 0100 0001:11 xmmreg1 xmmreg2 \\
\hline
\end{tabular}

Table B-35. Encodings of SSE4.1 instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0100 0001: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PINSRB - Extract Byte} \\
\hline reg to xmmreg, imm8 & \(01100110: 0000\) 1111:0011 1010: 0010 0000:11 xmmreg reg: imm8 \\
\hline mem to xmmreg , imm8 & \(01100110: 0000\) 1111:0011 1010:0010 0000: \(\bmod\) xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PINSRD - Extract DWord} \\
\hline reg to xmmreg, imm8 & \(01100110: 0000\) 1111:0011 1010: 0010 0010:11 xmmreg reg: imm8 \\
\hline mem to xmmreg, imm8 & 0110 0110:0000 1111:0011 1010:0010 0010: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PINSRQ - Extract QWord} \\
\hline r64 to xmmreg, imm8 & 0110 0110:REX.W:0000 1111:0011 1010: 0010 0010:11 xmmreg reg: imm8 \\
\hline m64 to xmmreg, imm8 & 0110 0110:REX.W:0000 1111:0011 1010: 0010 0010: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{PMAXSB - Maximum of Packed Signed Byte Integers} \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:0011 1000:0011 1100:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0011 1100: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMAXSD - Maximum of Packed Signed Dword Integers} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: 0011 1101:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0011 1101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMAXUD - Maximum of Packed Unsigned Dword Integers} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0011 1111:11 xmmreg 1 xmmreg 2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0011 1111: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-35. Encodings of SSE4.1 instructions
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline \multicolumn{2}{|l|}{PMAXUW - Maximum of Packed Unsigned Word Integers} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: 0011 1110:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000:0011 1110: \(\bmod\) xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMINSB - Minimum of Packed Signed Byte Integers} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0011 1000:11 xmmreg 1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000:0011 1000: \(\bmod\) xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMINSD - Minimum of Packed Signed Dword Integers} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: 0011 1001:11 xmmreg 1 xmmreg 2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000: 0011 1001: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMINUD - Minimum of Packed Unsigned Dword Integers} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: 0011 1011:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000:0011 1011: \(\bmod\) xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMINUW - Minimum of Packed Unsigned Word Integers} \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:0011 1000:0011 1010:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000: 0011 1010: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMOVSXBD - Packed Move Sign Extend - Byte to Dword} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: 0010 0001:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000: 0010 0001: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-35. Encodings of SSE4.1 instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{PMOVSXBQ - Packed Move Sign Extend - Byte to Qword} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: 0010 0010:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000: 0010 0010: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMOVSXBW - Packed Move Sign Extend - Byte to Word} \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:0011 1000:0010 0000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000:0010 0000: \(\bmod\) xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMOVSXWD - Packed Move Sign Extend - Word to Dword} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: \(00100011: 11\) xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000:0010 0011: \(\bmod\) xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMOVSXWQ - Packed Move Sign Extend - Word to Qword} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0010 0100:11 xmmreg 1 xmmreg 2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0010 0100: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMOVSXDQ - Packed Move Sign Extend - Dword to Qword} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0010 0101:11 xmmreg 1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000:0010 0101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMOVZXBD - Packed Move Zero Extend - Byte to Dword} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: 0011 0001:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000:0011 0001: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-35. Encodings of SSE4.1 instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{PMOVZXBQ - Packed Move Zero Extend - Byte to Qword} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0011 0010:11 xmmreg 1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000: 0011 0010: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMOVZXBW - Packed Move Zero Extend - Byte to Word} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0011 0000:11 xmmreg 1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0011 0000: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMOVZXWD - Packed Move Zero Extend - Word to Dword} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0011 0011:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000: 0011 0011: \(\bmod\) xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMOVZXWQ - Packed Move Zero Extend - Word to Qword} \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:0011 1000:0011 0100:11 xmmreg 1 xmmreg 2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000:0011 0100: \(\bmod\) xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMOVZXDQ - Packed Move Zero Extend - Dword to Qword} \\
\hline xmmreg2 to xmmreg1 & 01100110:0000 1111:0011 1000:0011 0101:11 xmmreg 1 xmmreg 2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000: 0011 0101: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PMULDQ - Multiply Packed Signed Dword Integers} \\
\hline xmmreg2 to xmmreg1 & 0110 0110:0000 1111:0011 1000:0010 1000:11 xmmreg 1 xmmreg 2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000: 0010 1000: mod xmmreg r/m \\
\hline
\end{tabular}

Table B-35. Encodings of SSE4.1 instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{PMULLD - Multiply Packed Signed Dword Integers, Store low Result} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000:0100 0000:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1000: 0100 0000: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PTEST - Logical Compare} \\
\hline xmmreg2 to xmmreg1 & \(01100110: 0000\) 1111:0011 1000: 0001 0111:11 xmmreg1 xmmreg2 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1000:0001 0111: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{ROUNDPD - Round Packed DoublePrecision Values} \\
\hline xmmreg2 to xmmreg1, imm8 & \(01100110: 0000\) 1111:0011 1010: 0000 1001:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & \(01100110: 0000\) 1111:0011 1010: 0000 1001: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{ROUNDPS - Round Packed SinglePrecision Values} \\
\hline xmmreg2 to xmmreg1, imm8 & 01100110:0000 1111:0011 1010:0000 1000:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & 0110 0110:0000 1111:0011 1010:0000 1000: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{ROUNDSD - Round Scalar DoublePrecision Value} \\
\hline xmmreg2 to xmmreg1, imm8 & 0110 0110:0000 1111:0011 1010: 0000 1011:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & \(01100110: 0000\) 1111:0011 1010:0000 1011: mod xmmreg r/m: imm8 \\
\hline \multicolumn{2}{|l|}{ROUNDSS - Round Scalar SinglePrecision Value} \\
\hline xmmreg2 to xmmreg1, imm8 & \(01100110: 0000\) 1111:0011 1010: 0000 1010:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg, imm8 & \(01100110: 0000\) 1111:0011 1010:0000 1010: \(\bmod\) xmmreg r/m: imm8 \\
\hline
\end{tabular}

\section*{B. 15 SSE4.2 FORMATS AND ENCODING TABLE}

The tables in this section provide SSE4.2 formats and encodings. Some SSE4.2 instructions require a mandatory prefix ( \(66 \mathrm{H}, \mathrm{F} 2 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) ) as part of the three-byte opcode. These prefixes are included in the tables. In 64-bit mode, some instructions requires REX.W, the byte sequence of REX.W prefix in the opcode sequence is shown.

Table B-36. Encodings of SSE4.2 instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline \multicolumn{2}{|l|}{CRC32 - Accumulate CRC32} \\
\hline reg2 to reg1 & 11110010:0000 1111:0011 1000: 1111 000w :11 reg1 reg2 \\
\hline mem to reg & 11110010:0000 1111:0011 1000: 1111 000w : mod reg r/m \\
\hline bytereg2 to reg1 & 1111 0010:0100 WROB:0000 1111:0011 1000: 1111 0000 :11 reg1 bytereg2 \\
\hline m8 to reg & 1111 0010:0100 WROB:0000 1111:0011 1000: 1111 0000 : mod reg r/m \\
\hline qwreg2 to qwreg1 & 1111 0010:0100 1ROB:0000 1111:0011 1000: 1111 0000:11 qwreg1 qwreg2 \\
\hline mem64 to qwreg & 1111 0010:0100 1ROB:0000 1111:0011 1000: 1111 0000 : mod qwreg r/m \\
\hline \multicolumn{2}{|l|}{PCMPESTRI— Packed Compare Explicit-Length Strings To Index} \\
\hline xmmreg2 to xmmreg1, imm8 & \(01100110: 0000\) 1111:0011 1010: 0110 0001:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg & \(01100110: 0000\) 1111:0011 1010: 0110 0001: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PCMPESTRM— Packed Compare Explicit-Length Strings To Mask} \\
\hline xmmreg2 to xmmreg1, imm8 & \(01100110: 0000\) 1111:0011 1010:0110 0000:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1010:0110 0000: mod xmmreg r/m \\
\hline PCMPISTRI- Packed Compare Implicit-Length String To Index & \\
\hline
\end{tabular}

Table B-36. Encodings of SSE4.2 instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline xmmreg2 to xmmreg1, imm8 & 0110 0110:0000 1111:0011 1010:0110 0011:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1010:0110 0011: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PCMPISTRM— Packed Compare Implicit-Length Strings To Mask} \\
\hline xmmreg2 to xmmreg1, imm8 & 0110 0110:0000 1111:0011 1010:0110 0010:11 xmmreg1 xmmreg2: imm8 \\
\hline mem to xmmreg & 0110 0110:0000 1111:0011 1010:0110 0010: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{PCMPGTQ - Packed Compare Greater Than} \\
\hline xmmreg to xmmreg & 0110 0110:0000 1111:0011 1000:0011 0111:11 xmmreg 1 xmmreg 2 \\
\hline mem to xmmreg & 01100110:0000 1111:0011 1000: 0011 0111: mod xmmreg r/m \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
POPCNT— Return Number of Bits Set to \\
1
\end{tabular}} \\
\hline reg2 to reg1 & 1111 0011:0000 1111:1011 1000:11 reg1 reg2 \\
\hline mem to reg1 & 1111 0011:0000 1111:1011 1000:mod reg1 r/m \\
\hline qwreg2 to qwreg1 & 1111 0011:0100 1ROB:0000 1111:1011 1000:11 reg1 reg2 \\
\hline mem64 to qwreg1 & 1111 0011:0100 1ROB:0000 1111:1011 1000:mod reg1 r/m \\
\hline
\end{tabular}

\section*{B. 16 FLOATING-POINT INSTRUCTION FORMATS AND ENCODINGS}

Table B-35 shows the five different formats used for floating-point instructions. In all cases, instructions are at least two bytes long and begin with the bit pattern 11011.

Table B-37. General Floating-Point Instruction Formats
\begin{tabular}{|c|c|}
\hline Instruction & \multirow{3}{*}{ Optional Fields } \\
\hline First Byte & Second Byte \\
\hline
\end{tabular}

Table B-37. General Floating-Point Instruction Formats
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 1 & 11011 & \multicolumn{2}{|r|}{OPA} & 1 & \multicolumn{2}{|c|}{mod} & 1 & OPB & r/m & s-i-b & disp \\
\hline 2 & 11011 & \multicolumn{2}{|c|}{MF} & OPA & \multicolumn{2}{|c|}{mod} & \multicolumn{2}{|c|}{OPB} & r/m & s-i-b & disp \\
\hline 3 & 11011 & d & P & OPA & 1 & 1 & OPB & R & ST(i) & & \\
\hline 4 & 11011 & 0 & 0 & 1 & 1 & 1 & 1 & \multicolumn{2}{|c|}{OP} & & \\
\hline 5 & 11011 & 0 & 1 & 1 & 1 & 1 & 1 & \multicolumn{2}{|c|}{OP} & & \\
\hline & 15-11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 1 & & \\
\hline
\end{tabular}

MF = Memory Format
00 - 32-bit real
01 - 32-bit integer
10 - 64-bit real
11 - 16-bit integer
\(\mathrm{P}=\mathrm{Pop}\)
0 - Do not pop stack
1 - Pop stack after operation
d = Destination
0 - Destination is ST(0) 111 = Eighth stack element
1 - Destination is ST(i)

R XOR d=0 - Destination OP Source
R XOR d=1 - Source OP Destination

ST(i) \(=\) Register stack element \(i\)
000 = Stack Top
001 = Second stack element 111 = Eighth stack element

The Mod and R/M fields of the ModR/M byte have the same interpretation as the corresponding fields of the integer instructions. The SIB byte and disp (displacement) are optionally present in instructions that have Mod and R/M fields. Their presence depends on the values of Mod and R/M, as for integer instructions.
Table B-36 shows the formats and encodings of the floating-point instructions.

Table B-38. Floating-Point Instruction Formats and Encodings
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline F2XM1 - Compute \(2^{\text {ST(0) - }} 1\) & 11011001 : 11110000 \\
\hline FABS - Absolute Value & 11011001 : 11100001 \\
\hline \multicolumn{2}{|l|}{FADD - Add} \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0)+32\)-bit memory & \(11011000: \bmod 000 \mathrm{r} / \mathrm{m}\) \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0)+64\)-bit memory & 11011 100: mod 000 r/m \\
\hline \(\mathrm{ST}(\mathrm{d}) \leftarrow \mathrm{ST}(0)+\mathrm{ST}(\mathrm{i})\) & 11011 d00 : 11000 ST (i) \\
\hline \multicolumn{2}{|l|}{FADDP - Add and Pop} \\
\hline ST(0) \(\leftarrow \mathrm{ST}(0)+\mathrm{ST}(\mathrm{i})\) & 11011 110: 11000 ST(i) \\
\hline FBLD - Load Binary Coded Decimal & 11011111 : mod \(100 \mathrm{r} / \mathrm{m}\) \\
\hline FBSTP - Store Binary Coded Decimal and Pop & 11011111 : mod 110 r/m \\
\hline
\end{tabular}

Table B-38. Floating-Point Instruction Formats and Encodings (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and format & Encoding \\
\hline FCHS - Change Sign & 11011001 : 11100000 \\
\hline FCLEX - Clear Exceptions & 11011011:1110 0010 \\
\hline \multicolumn{2}{|l|}{FCOM - Compare Real} \\
\hline 32-bit memory & \(11011000: \bmod 010 \mathrm{r} / \mathrm{m}\) \\
\hline 64-bit memory & \(11011100: m o d 0\) r/m \\
\hline ST(i) & 11011000 : 11010 ST(i) \\
\hline \multicolumn{2}{|l|}{FCOMP - Compare Real and Pop} \\
\hline 32-bit memory & \(11011000: \bmod 011 \mathrm{r} / \mathrm{m}\) \\
\hline 64-bit memory & \(11011100: \bmod 011 \mathrm{r} / \mathrm{m}\) \\
\hline ST(i) & 11011000 : 11011 ST(i) \\
\hline FCOMPP - Compare Real and Pop Twice & 11011 110:11011001 \\
\hline FCOMIP - Compare Real, Set EFLAGS, and Pop & 11011 111:11 110 ST(i) \\
\hline FCOS - Cosine of ST(0) & 11011001:1111 1111 \\
\hline FDECSTP - Decrement Stack-Top Pointer & 11011001 : 11110110 \\
\hline \multicolumn{2}{|l|}{FDIV - Divide} \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0) \div 32\)-bit memory & \(11011000: \bmod 110 \mathrm{r} / \mathrm{m}\) \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0) \div 64\)-bit memory & \(11011100: \bmod 110 \mathrm{r} / \mathrm{m}\) \\
\hline \(\mathrm{ST}(\mathrm{d}) \leftarrow \mathrm{ST}(0) \div \mathrm{ST}(\mathrm{i})\) & 11011 d00 : 1111 R ST(i) \\
\hline \multicolumn{2}{|l|}{FDIVP - Divide and Pop} \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0) \div \mathrm{ST}(\mathrm{i})\) & 11011 110:1111 1 ST(i) \\
\hline \multicolumn{2}{|l|}{FDIVR - Reverse Divide} \\
\hline \(\mathrm{ST}(0) \leftarrow 32\)-bit memory \(\div\) ST(0) & \(11011000: \bmod 111 \mathrm{r} / \mathrm{m}\) \\
\hline \(\mathrm{ST}(0) \leftarrow 64\)-bit memory \(\div \mathrm{ST}(0)\) & \(11011100: m o d 11\) r/m \\
\hline \(\mathrm{ST}(\mathrm{d}) \leftarrow \mathrm{ST}(\mathrm{i}) \div \mathrm{ST}(0)\) & 11011 d00 : 1111 R ST(i) \\
\hline \multicolumn{2}{|l|}{FDIVRP - Reverse Divide and Pop} \\
\hline ST(0) " ST(i) \(\div\) ST(0) & 11011 110:11110 ST(i) \\
\hline FFREE - Free ST(i) Register & 11011 101:1100 0 ST(i) \\
\hline \multicolumn{2}{|l|}{FIADD - Add Integer} \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0)+16\)-bit memory & \(11011110: \bmod 000 \mathrm{r} / \mathrm{m}\) \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0)+32\)-bit memory & 11011010 : mod \(000 \mathrm{r} / \mathrm{m}\) \\
\hline
\end{tabular}

Table B-38. Floating-Point Instruction Formats and Encodings (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline FICOM - Compare Integer & \\
\hline 16-bit memory & \(11011110: \bmod 010 \mathrm{r} / \mathrm{m}\) \\
\hline 32-bit memory & 11011010 : mod 010 r/m \\
\hline FICOMP - Compare Integer and Pop & \\
\hline 16-bit memory & 11011 110: mod \(011 \mathrm{r} / \mathrm{m}\) \\
\hline 32-bit memory & 11011010 : mod 011 r/m \\
\hline FIDIV & \\
\hline ST \((0) \leftarrow\) ST \((0) \div 16\)-bit memory & \(11011110: m 00810 \mathrm{r} / \mathrm{m}\) \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0) \div 32\)-bit memory & 11011010 : mod \(110 \mathrm{r} / \mathrm{m}\) \\
\hline FIDIVR & \\
\hline \(\mathrm{ST}(0) \leftarrow 16\)-bit memory \(\div\) ST(0) & \(11011110: \bmod 111 \mathrm{r} / \mathrm{m}\) \\
\hline \(\mathrm{ST}(0) \leftarrow 32\)-bit memory \(\div\) ST(0) & \(11011010: \bmod 111 \mathrm{r} / \mathrm{m}\) \\
\hline FILD - Load Integer & \\
\hline 16-bit memory & 11011111 : mod \(000 \mathrm{r} / \mathrm{m}\) \\
\hline 32-bit memory & 11011011 : mod 000 r/m \\
\hline 64-bit memory & 11011111 : mod 101 r/m \\
\hline FIMUL & \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0) \times 16\)-bit memory & 11011 110: mod \(001 \mathrm{r} / \mathrm{m}\) \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0) \times 32\)-bit memory & 11011010 : mod 001 r/m \\
\hline FINCSTP - Increment Stack Pointer & 11011001 : 11110111 \\
\hline FINIT - Initialize Floating-Point Unit & \\
\hline FIST - Store Integer & \\
\hline 16-bit memory & 11011111 : mod 010 r/m \\
\hline 32-bit memory & 11011011 : mod 010 r/m \\
\hline FISTP - Store Integer and Pop & \\
\hline 16-bit memory & 11011111 : mod 011 r/m \\
\hline 32-bit memory & 11011011 : mod 011 r/m \\
\hline 64-bit memory & 11011111 : mod 111 r/m \\
\hline FISUB & \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0)\) - 16-bit memory & \(11011110: \bmod 100 \mathrm{r} / \mathrm{m}\) \\
\hline
\end{tabular}

Table B-38. Floating-Point Instruction Formats and Encodings (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline ST(0) \(\leftarrow\) ST(0) - 32-bit memory & 11011010 : mod 100 r/m \\
\hline \multicolumn{2}{|l|}{FISUBR} \\
\hline \(\mathrm{ST}(0) \leftarrow 16\)-bit memory - ST(0) & \(11011110: \bmod 101 \mathrm{r} / \mathrm{m}\) \\
\hline \(\mathrm{ST}(0) \leftarrow 32\)-bit memory - \(\mathrm{ST}(0)\) & 11011010 : mod 101 r/m \\
\hline \multicolumn{2}{|l|}{FLD - Load Real} \\
\hline 32-bit memory & \(11011001: \bmod 000 \mathrm{r} / \mathrm{m}\) \\
\hline 64-bit memory & 11011101 : mod 000 r/m \\
\hline 80-bit memory & 11011011 : mod 101 r/m \\
\hline ST(i) & 11011001 : 11000 ST(i) \\
\hline FLD1 - Load +1.0 into ST(0) & 11011001:1110 1000 \\
\hline FLDCW - Load Control Word & 11011001 : mod 101 r/m \\
\hline FLDENV - Load FPU Environment & 11011001 : mod 100 r/m \\
\hline FLDL2E - Load \(\log _{2}(\varepsilon)\) into ST(0) & 11011001 : 11101010 \\
\hline FLDL2T - Load \(\log _{2}(10)\) into ST(0) & 11011001 : 11101001 \\
\hline FLDLG2 - Load \(\log _{10}(2)\) into ST(0) & 11011001 : 11101100 \\
\hline FLDLN2 - Load \(\log _{\varepsilon}(2)\) into ST(0) & 11011001 : 11101101 \\
\hline FLDPI - Load \(\pi\) into ST(0) & 11011001 : 11101011 \\
\hline FLDZ - Load +0.0 into ST(0) & 11011001 : 11101110 \\
\hline \multicolumn{2}{|l|}{FMUL - Multiply} \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0) \times 32\)-bit memory & \(11011000: \bmod 001 \mathrm{r} / \mathrm{m}\) \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0) \times 64\)-bit memory & \(11011100: m 001\) r/m \\
\hline \(\mathrm{ST}(\mathrm{d}) \leftarrow \mathrm{ST}(0) \times \mathrm{ST}(\mathrm{i})\) & 11011 d00 : 11001 ST(i) \\
\hline \multicolumn{2}{|l|}{FMULP - Multiply} \\
\hline \(\mathrm{ST}(\mathrm{i}) \leftarrow \mathrm{ST}(0) \times \mathrm{ST}(\mathrm{i})\) & 11011 110:1100 1 ST(i) \\
\hline FNOP - No Operation & 11011001:11010000 \\
\hline FPATAN - Partial Arctangent & 11011001 : 11110011 \\
\hline FPREM - Partial Remainder & 11011001:1111 1000 \\
\hline FPREM1 - Partial Remainder (IEEE) & 11011001:11110101 \\
\hline FPTAN - Partial Tangent & 11011001:11110010 \\
\hline FRNDINT - Round to Integer & 11011001 : 11111100 \\
\hline FRSTOR - Restore FPU State & \(11011101: \bmod 100\) r/m \\
\hline
\end{tabular}

Table B-38. Floating-Point Instruction Formats and Encodings (Contd.)
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline FSAVE - Store FPU State & 11011101 : mod 110 r/m \\
\hline FSCALE - Scale & 11011001:1111 1101 \\
\hline FSIN - Sine & 11011001:1111 1110 \\
\hline FSINCOS - Sine and Cosine & 11011001:1111 1011 \\
\hline FSQRT - Square Root & 11011001 : 11111010 \\
\hline \multicolumn{2}{|l|}{FST - Store Real} \\
\hline 32-bit memory & \(11011001: \bmod 010 \mathrm{r} / \mathrm{m}\) \\
\hline 64-bit memory & 11011101 : mod 010 r/m \\
\hline ST(i) & 11011 101:11010 ST(i) \\
\hline FSTCW - Store Control Word & 11011001 : mod 111 r/m \\
\hline FSTENV - Store FPU Environment & 11011001 : mod 110 r/m \\
\hline \multicolumn{2}{|l|}{FSTP - Store Real and Pop} \\
\hline 32-bit memory & 11011001 : mod 011 r/m \\
\hline 64-bit memory & 11011101 : mod 011 r/m \\
\hline 80-bit memory & 11011011 : mod 111 r/m \\
\hline ST(i) & 11011 101:11011 ST(i) \\
\hline FSTSW - Store Status Word into AX & 11011 111:11100000 \\
\hline FSTSW - Store Status Word into Memory & 11011101 : mod 111 r/m \\
\hline \multicolumn{2}{|l|}{FSUB - Subtract} \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0)\) - 32-bit memory & \(11011000: \bmod 100 \mathrm{r} / \mathrm{m}\) \\
\hline ST(0) \(\leftarrow \mathrm{ST}(0)-64\)-bit memory & \(11011100: \bmod 100\) r/m \\
\hline ST (d) \(\leftarrow \mathrm{ST}(0)-\mathrm{ST}(\mathrm{i})\) & 11011 d00 : 1110 R ST(i) \\
\hline \multicolumn{2}{|l|}{FSUBP - Subtract and Pop} \\
\hline \(\mathrm{ST}(0) \leftarrow \mathrm{ST}(0)-\mathrm{ST}(\mathrm{i})\) & \(11011110: 11101\) ST(i) \\
\hline \multicolumn{2}{|l|}{FSUBR - Reverse Subtract} \\
\hline ST(0) \(\leftarrow 32\)-bit memory - ST(0) & \(11011000: \bmod 101 \mathrm{r} / \mathrm{m}\) \\
\hline ST(0) \(\leftarrow 64\)-bit memory - ST(0) & \(11011100: \bmod 101 \mathrm{r} / \mathrm{m}\) \\
\hline ST(d) \(\leftarrow\) ST(i) - ST(0) & 11011 d00 : 1110 R ST(i) \\
\hline \multicolumn{2}{|l|}{FSUBRP - Reverse Subtract and Pop} \\
\hline \(\mathrm{ST}(\mathrm{i}) \leftarrow \mathrm{ST}(\mathrm{i})-\mathrm{ST}(0)\) & 11011 110:1110 0 ST(i) \\
\hline FTST - Test & 11011001:11100100 \\
\hline
\end{tabular}

Table B-38. Floating-Point Instruction Formats and Encodings (Contd.)
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Instruction and Format } & \multicolumn{1}{c|}{ Encoding } \\
\hline FUCOM - Unordered Compare Real & \(11011101: 11100\) ST(i) \\
\hline FUCOMP - Unordered Compare Real and Pop & \(11011101: 11101\) ST(i) \\
\hline \begin{tabular}{l} 
FUCOMPP - Unordered Compare Real and Pop \\
Twice
\end{tabular} & \(11011010: 11101001\) \\
\hline \begin{tabular}{l} 
FUCOMI - Unorderd Compare Real and Set \\
EFLAGS
\end{tabular} & \(11011011: 11101\) ST(i) \\
\hline \begin{tabular}{l} 
FUCOMIP - Unorderd Compare Real, Set \\
EFLAGS, and Pop
\end{tabular} & \(11011111: 11101\) ST(i) \\
\hline FXAM - Examine & \(11011001: 11100101\) \\
\hline FXCH - Exchange ST(0) and ST(i) & \(11011001: 11001\) ST(i) \\
\hline FXTRACT - Extract Exponent and Significand & \(11011001: 11110100\) \\
\hline FYL2X - ST(1) \(\times \log _{2}(\) ST(0) ) & \(11011001: 11110001\) \\
\hline FYL2XP1 - ST(1) \(\times \log _{\mathbf{2}}(\) (ST(0) \(+\mathbf{1 . 0})\) & \(11011001: 11111001\) \\
\hline FWAIT - Wait until FPU Ready & 10011011 \\
\hline
\end{tabular}

\section*{B. 17 VMX INSTRUCTIONS}

Table B-37 describes virtual-machine extensions (VMX).

Table B-39. Encodings for VMX Instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline INVEPT-Invalidate Cached EPT Mappings & \\
\hline Descriptor m128 according to reg & 01100110000011110011100010000000 : mod reg \(\mathrm{r} / \mathrm{m}\) \\
\hline INVVPID-Invalidate Cached VPID Mappings & \\
\hline Descriptor m128 according to reg & 01100110000011110011100010000001 : mod reg r/m \\
\hline VMCALL-Call to VM Monitor & \\
\hline Call VMM: causes VM exit. & 000011110000000111000001 \\
\hline VMCLEAR-Clear Virtual-Machine Control Structure & \\
\hline mem32:VMCS_data_ptr & \(011001100000111111000111: \bmod 110 \mathrm{r} / \mathrm{m}\) \\
\hline mem64:VMCS_data_ptr & \(011001100000111111000111: \bmod 110 \mathrm{r} / \mathrm{m}\) \\
\hline VMLAUNCH-Launch Virtual Machine & \\
\hline Launch VM managed by Current_VMCS & 000011110000000111000010 \\
\hline VMRESUME-Resume Virtual Machine & \\
\hline Resume VM managed by Current_VMCS & 000011110000000111000011 \\
\hline VMPTRLD-Load Pointer to VirtualMachine Control Structure & \\
\hline mem32 to Current_VMCS_ptr & 00001111 11000111: mod \(110 \mathrm{r} / \mathrm{m}\) \\
\hline mem64 to Current_VMCS_ptr & 00001111 11000111: mod \(110 \mathrm{r} / \mathrm{m}\) \\
\hline VMPTRST-Store Pointer to VirtualMachine Control Structure & \\
\hline Current_VMCS_ptr to mem32 & \(0000111111000111: m o d 11\) r/m \\
\hline Current_VMCS_ptr to mem64 & 00001111 11000111: \(\bmod 111\) r/m \\
\hline VMREAD-Read Field from VirtualMachine Control Structure & \\
\hline r32 (VMCS_fieldn) to r32 r32 (VMCS_fieldn) to mem32 r64 (VMCS_fieldn) to r64 r64 (VMCS_fieldn) to mem64 & 0000111101111000 : 11 reg2 reg 1 \(0000111101111000: \bmod \mathrm{r} 32 \mathrm{r} / \mathrm{m}\) 0000111101111000 : 11 reg2 reg 1 \(0000111101111000: \bmod \mathrm{r} 64 \mathrm{r} / \mathrm{m}\) \\
\hline
\end{tabular}

Table B-39. Encodings for VMX Instructions
\begin{tabular}{|c|c|}
\hline Instruction and Format & Encoding \\
\hline VMWRITE-Write Field to Virtual-Machine Control Structure & \\
\hline r32 to r32 (VMCS_fieldn) mem32 to r32 (VMCS_fieldn) r64 to r64 (VMCS_fieldn) mem64 to r64 (VMCS_fieldn) & \(0000111101111001: 11\) reg1 reg2 \(0000111101111001: \bmod \mathrm{r} 32 \mathrm{r} / \mathrm{m}\) \(0000111101111001: 11\) reg1 reg2 \(0000111101111001: \bmod \mathrm{r} 64 \mathrm{r} / \mathrm{m}\) \\
\hline VMXOFF-Leave VMX Operation & \\
\hline Leave VMX. & 000011110000000111000100 \\
\hline VMXON-Enter VMX Operation & \\
\hline Enter VMX. & \(1111001100001111111000111: m o d 110 \mathrm{r} / \mathrm{m}\) \\
\hline
\end{tabular}

\section*{B. 18 SMX INSTRUCTIONS}

Table B-38 describes Safer Mode extensions (VMX). GETSEC leaf functions are selected by a valid value in EAX on input.

Table B-40. Encodings for SMX Instructions
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Instruction and Format } & \multicolumn{1}{c|}{ Encoding } \\
\hline \begin{tabular}{l} 
GETSEC-GETSEC leaf functions are \\
selected by the value in EAX on input
\end{tabular} & \\
\hline GETSEC[CAPABILITIES]. & 0000111100110111 (EAX= 0) \\
\hline GETSEC[ENTERACCS]. & 0000111100110111 (EAX= 2) \\
\hline GETSEC[EXITAC]. & 0000111100110111 (EAX= 3) \\
\hline GETSEC[SENTER]. & 0000111100110111 (EAX= 4) \\
\hline GETSEC[SEXIT]. & 0000111100110111 (EAX= 5) \\
\hline GETSEC[PARAMETERS]. & 0000111100110111 (EAX= 6) \\
\hline GETSEC[SMCTRL]. & 0000111100110111 (EAX= 7) \\
\hline GETSEC[WAKEUP]. & 0000111100110111 (EAX= 8) \\
\hline
\end{tabular}

INSTRUCTION FORMATS AND ENCODINGS

The two tables in this appendix itemize the Intel C/C++ compiler intrinsics and functional equivalents for the Intel MMX technology, SSE, SSE2, SSE3, and SSSE3 instructions.

There may be additional intrinsics that do not have an instruction equivalent. It is strongly recommended that the reader reference the compiler documentation for the complete list of supported intrinsics. Please refer to http://www.intel.com/support/performancetools/.
Table C-1 presents simple intrinsics and Table C-2 presents composite intrinsics. Some intrinsics are "composites" because they require more than one instruction to implement them.
Intel \(\mathrm{C} / \mathrm{C}++\) Compiler intrinsic names reflect the following naming conventions:
_mm_<intrin_op>_<suffix>
where:
<intrin_op> Indicates the intrinsics basic operation; for example, add for addition and sub for subtraction
<suffix> Denotes the type of data operated on by the instruction. The first one or two letters of each suffix denotes whether the data is packed (p), extended packed (ep), or scalar (s).
The remaining letters denote the type:
s single-precision floating point
d double-precision floating point
\(i 128\) signed 128-bit integer
i64
u64
i32
u32
signed 64-bit integer
unsigned 64-bit integer
signed 32-bit integer
i16
unsigned 32-bit integer
signed 16 -bit integer
u16 unsigned 16-bit integer
i8
signed 8-bit integer
u8
unsigned 8-bit integer
The variable \(r\) is generally used for the intrinsic's return value. A number appended to a variable name indicates the element of a packed object. For example, r0 is the lowest word of \(r\).

The packed values are represented in right-to-left order, with the lowest value being used for scalar operations. Consider the following example operation:
```

double a[2] = {1.0, 2.0};
__m128d t = _mm_load_pd(a);

```

The result is the same as either of the following:
\[
\begin{aligned}
& \ldots \mathrm{m} 128 \mathrm{~d} \mathrm{t}=\text { =mm_set_pd(2.0, 1.0); } \\
& \ldots \mathrm{m} 128 \mathrm{~d} \mathrm{t}=\text { _mm_setr_pd(1.0, 2.0); }
\end{aligned}
\]

In other words, the XMM register that holds the value \(t\) will look as follows:
\begin{tabular}{|ll|l|}
\hline 2.0 & 1.0 \\
\hline 127 & 6463 & 0
\end{tabular}

The "scalar" element is 1.0. Due to the nature of the instruction, some intrinsics require their arguments to be immediates (constant integer literals).
To use an intrinsic in your code, insert a line with the following syntax:
data_type intrinsic_name (parameters)
Where:
data_type Is the return data type, which can be either void, int, __m64, __m128, __m128d, or __m128i. Only the _mm_empty intrinsic returns void.
intrinsic_name Is the name of the intrinsic, which behaves like a function that you can use in your C/C++ code instead of in-lining the actual instruction.
parameters Represents the parameters required by each intrinsic.

\section*{C. 1 SIMPLE INTRINSICS}

\section*{NOTE}

For detailed descriptions of the intrinsics in Table C-1, see the corresponding mnemonic in Chapter 3 in the "Intel \(® 64\) and IA-32 Architectures Software Developer's Manual, Volume 2A", or Chapter 4, "Instruction Set Reference, \(N-Z\) " in the "Intel \(® 64\) and IA-32 Architectures Software Developer's Manual, Volume 2B".

Table C-1. Simple Intrinsics
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline ADDPD & __m128d _mm_add_pd(_m128d a, __m128d b) \\
\hline ADDPS & __m128 _mm_add_ps(__m128 a, __m128 b) \\
\hline ADDSD & __m128d _mm_add_sd(_m128d a, __m128d b) \\
\hline ADDSS & __m128 _mm_add_ss(__m128 a, __m128 b) \\
\hline ADDSUBPD & __m128d _mm_addsub_pd(__m128d a, __m128d b) \\
\hline ADDSUBPS & __m128 _mm_addsub_ps(_m128 a, __m128 b) \\
\hline AESDEC & __m128i _mm_aesdec (__m128i, __m128i) \\
\hline AESDECLAST & __m128i _mm_aesdeclast (__m128i, __m128i) \\
\hline AESENC & __m128i _mm_aesenc (__m128i, __m128i) \\
\hline AESENCLAST & __m128i _mm_aesenclast (__m128i, __m128i) \\
\hline AESIMC & __m128i _mm_aesimc (__m128i) \\
\hline AESKEYGENASSIST & __m128i _mm_aesimc (__m128i, const int) \\
\hline ANDNPD & __m128d _mm_andnot_pd(__m128d a, __m128d b) \\
\hline ANDNPS & __m128 _mm_andnot_ps(__m128 a, __m128 b) \\
\hline ANDPD & __m128d _mm_and_pd(__m128d a, __m128d b) \\
\hline ANDPS & __m128 _mm_and_ps(_m128 a,_m128 b) \\
\hline BLENDPD & __m128d _mm_blend_pd(__m128d v1, __m128d v2, const int mask) \\
\hline BLENDPS & __m128 _mm_blend_ps(__m128 v1, __m128 v2, const int mask) \\
\hline BLENDVPD & __m128d _mm_blendv_pd(__m128d v1, __m128d v2, __m128d v3) \\
\hline BLENDVPS & __m128 _mm_blendv_ps(__m128 v1, __m128 v2, __m128 v3) \\
\hline CLFLUSH & void _mm_clflush(void const *p) \\
\hline CMPPD & __m128d _mm_cmpeq_pd(__m128d a, __m128d b) \\
\hline & __m128d _mm_cmplt_pd(__m128d a, __m128d b) \\
\hline & __m128d_mm_cmple_pd(__m128d a, __m128d b) \\
\hline & __m128d _mm_cmpgt_pd(__m128d a, __m128d b) \\
\hline & __m128d _mm_cmpge_pd(__m128d a, __m128d b) \\
\hline & __m128d _mm_cmpneq_pd(__m128d a, __m128d b) \\
\hline & __m128d _mm_cmpnit_pd(__m128d a, __m128d b) \\
\hline & __m128d _mm_cmpngt_pd(__m128d a, __m128d b) \\
\hline & __m128d _mm_cmpnge_pd(_m128d a, __m128d b) \\
\hline & __m128d_mm_cmpord_pd(__m128d a, __m128d b) \\
\hline & __m128d_mm_cmpunord_pd(__m128d a, __m128d b) \\
\hline & __m128d _mm_cmpnle_pd(__m128d a, __m128d b) \\
\hline \multirow[t]{2}{*}{CMPPS} & __m128 _mm_cmpeq_ps(_m128 a, _m128 b) \\
\hline & __m128 _mm_cmplt_ps(__m128 a, __m128 b) \\
\hline
\end{tabular}

Table C-1. Simple Intrinsics (Contd.)


Table C-1. Simple Intrinsics (Contd.)
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline & int _mm_comilt_sd(__m128d a, __m128d b) \\
\hline & int _mm_comile_sd(__m128d a, __m128d b) \\
\hline & int _mm_comigt_sd(__m128d a, __m128d b) \\
\hline & int _mm_comige_sd(__m128d a, _m128d b) \\
\hline & int _mm_comineq_sd(__m128d a, __m128d b) \\
\hline COMISS & int _mm_comieq_ss(_m128 a, _m128 b) \\
\hline & int _mm_comilt_ss(_m128 a, __m128 b) \\
\hline & int _mm_comile_ss(_m128 a, __m128 b) \\
\hline & int _mm_comigt_ss(_m128 a, __m128 b) \\
\hline & int _mm_comige_ss(_m128 a, _m128 b) \\
\hline & int _mm_comineq_ss(_m128 a, _m128 b) \\
\hline CRC32 & unsigned int _mm_crc32_u8(unsigned int crc, unsigned char data) \\
\hline & unsigned int _mm_crc32_u16(unsigned int crc, unsigned short data) \\
\hline & unsigned int _mm_crc32_u32(unsigned int crc, unsigned int data) \\
\hline & unsigned __int64 _mm_crc32_u64(unsinged __int64 crc, unsigned __int64 data) \\
\hline CVTDQ2PD & __m128d_mm_cvtepi32_pd(_m128i a) \\
\hline CVTDQ2PS & _-m128_mm_cvtepi32_ps(_m128i a) \\
\hline CVTPD2DQ & __m128i _mm_cvtpd_epi32(_m128d a) \\
\hline CVTPD2PI & __m64_mm_cvtpd_pi32(_m128d a) \\
\hline CVTPD2PS & __m128_mm_cvtpd_ps(_m128d a) \\
\hline CVTPI2PD & __m128d _mm_cvtpi32_pd(_m64 a) \\
\hline CVTPI2PS & _-m128_mm_cvt_pi2ps(_m128a,_m64 b) \\
\hline CVTPS2DQ & __m128i _mm_cvtps_epi32(_m128 a) \\
\hline CVTPS2PD & __m128d_mm_cvtps_pd(_m128 a) \\
\hline CVTPS2PI & _m64_mm_cvt_ps2pi(_m128a)
_m64_mm_cvtps_pi32(_m128a) \\
\hline CVTSD2SI & int _mm_cvtsd_si32(_m128d a) \\
\hline CVTSD2SS & __m128 _mm_cvtsd_ss(_m128 a, _m128d b) \\
\hline CVTSI2SD & __m128d_mm_cvtsi32_sd(_m128d a, int b) \\
\hline CVTSI2SS & m128_mm_cvt_si2ss(_m128a, int b)
_m128_mm_cvtsi32_ss(_m128a, int b)
_m128_mm_cvtsi64_ss(_m128 a,_int64 b) \\
\hline CVTSS2SD & __m128d_mm_cvtss_sd(_m128d a, _m128 b) \\
\hline CVTSS2SI & \[
\begin{array}{|l}
\hline \text { int _mm_cvt_ss2si(_m128a) } \\
\text { int _mm_cvtss_si32(_m128a) }
\end{array}
\] \\
\hline CVTTPD2DQ & __m128i_mm_cvttpd_epi32(_m128d a) \\
\hline
\end{tabular}

Table C-1. Simple Intrinsics (Contd.)
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline CVTTPD2PI & __m64 _mm_cvttpd_pi32(_m128d a) \\
\hline CVTTPS2DQ & __m128i _mm_cvttps_epi32(_m128 a) \\
\hline CVTTPS2PI & _m64_mm_cvtt_ps2pi(_m128a)
_m64_mm_cvttps_pi32(_m128a) \\
\hline CVTTSD2SI & int _mm_cvttsd_si32(__m128d a) \\
\hline \multirow[t]{3}{*}{CVTTSS2SI} & \[
\begin{aligned}
& \text { int_mm_cvtt_ss2si(_m128a) } \\
& \text { int_mm_cvttss_si32(_m128a) }
\end{aligned}
\] \\
\hline & __m64_mm_cvtsi32_si64(int i) \\
\hline & int _mm_cvtsi64_si32(_m64 m) \\
\hline DIVPD & _-m128d_mm_div_pd(_m128d a, _m128d b) \\
\hline DIVPS & __m128 _mm_div_ps(__m128 a, __m128 b) \\
\hline DIVSD & __m128d_mm_div_sd(__m128d a, _m128d b) \\
\hline DIVSS & __m128 _mm_div_ss(_m128 a, __m128 b) \\
\hline DPPD & __m128d_mm_dp_pd(_m128d a,__m128d b, const int mask) \\
\hline DPPS & __m128 _mm_dp_ps(__m128 a, _m128 b, const int mask) \\
\hline EMMS & void _mm_empty() \\
\hline EXTRACTPS & int _mm_extract_ps(_m128 src, const int ndx) \\
\hline HADDPD & __m128d _mm_hadd_pd(_m128d a, __m128d b) \\
\hline HADDPS & __m128 _mm_hadd_ps(_m128 a, _m128 b) \\
\hline HSUBPD & __m128d _mm_hsub_pd(_m128d a, __m128d b) \\
\hline HSUBPS & __m128 _mm_hsub_ps(_m128 a, _m128 b) \\
\hline INSERTPS & __m128 _mm_insert_ps(_m128 dst, __m128 src, const int ndx) \\
\hline LDDQU & __m128i _mm_lddqu_si128(__m128i const *p) \\
\hline LDMXCSR & __mm_setcsr(unsigned int i) \\
\hline LFENCE & void _mm_lfence(void) \\
\hline MASKMOVDQU & void _mm_maskmoveu_si128(_m128i d, __m128in, char *p) \\
\hline MASKMOVQ & void_mm_maskmove_si64(_m64 d, __m64 n, char *p) \\
\hline MAXPD & __m128d_mm_max_pd(_m128d a, _m128d b) \\
\hline MAXPS & __m128 _mm_max_ps(_m128 a, _m128 b) \\
\hline MAXSD & __m128d_mm_max_sd(_m128d a, _m128d b) \\
\hline MAXSS & __m128 _mm_max_ss(_m128 a, _m128 b) \\
\hline MFENCE & void _mm_mfence(void) \\
\hline MINPD & __m128d_mm_min_pd(_m128d a, _m128d b) \\
\hline MINPS & _-m128 _mm_min_ps(_m128 a, _m128 b) \\
\hline MINSD & __m128d_mm_min_sd(_m128d a, _m128d b) \\
\hline MINSS & __m128 _mm_min_ss(_m128 a, _m128 b) \\
\hline
\end{tabular}

Table C-1. Simple Intrinsics (Contd.)
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline MONITOR & void _mm_monitor(void const *p, unsigned extensions, unsigned hints) \\
\hline \multirow[t]{2}{*}{MOVAPD} & __m128d _mm_load_pd(double * p) \\
\hline & void_mm_store_pd(double *p, __m128d a) \\
\hline \multirow[t]{2}{*}{MOVAPS} & __m128 _mm_load_ps(float * p) \\
\hline & void_mm_store_ps(float *p, __m128 a) \\
\hline \multirow[t]{4}{*}{MOVD} & __m128i _mm_cvtsi32_si128(int a) \\
\hline & int _mm_cvtsi128_si32(__m128i a) \\
\hline & __m64 _mm_cvtsi32_si64(int a) \\
\hline & int _mm_cvtsi64_si32(_m64 a) \\
\hline \multirow[t]{2}{*}{MOVDDUP} & __m128d _mm_movedup_pd(__m128d a) \\
\hline & __m128d _mm_loaddup_pd(double const * dp) \\
\hline \multirow[t]{2}{*}{MOVDQA} & __m128i _mm_load_si128(_m128i * p) \\
\hline & void_mm_store_si128(__m128i *p, __m128i a) \\
\hline \multirow[t]{2}{*}{MOVDQU} & __m128i _mm_loadu_si128(_m128i * p) \\
\hline & void_mm_storeu_si128(__m128i *p, _m128i a) \\
\hline MOVDQ2Q & __m64 _mm_movepi64_pi64(__m128i a) \\
\hline MOVHLPS & __m128 _mm_movehl_ps(_m128 a, __m128 b) \\
\hline \multirow[t]{2}{*}{MOVHPD} & __m128d _mm_loadh_pd(__m128d a, double * p) \\
\hline & void _mm_storeh_pd(double * p, __m128d a) \\
\hline \multirow[t]{2}{*}{MOVHPS} & __m128 _mm_loadh_pi(__m128 a, __m64 * p) \\
\hline & void _mm_storeh_pi(__m64 * p, _m128 a) \\
\hline \multirow[t]{2}{*}{MOVLPD} & __m128d _mm_loadl_pd(_m128d a, double * p) \\
\hline & void _mm_storel_pd(double * p, __m128d a) \\
\hline \multirow[t]{2}{*}{MOVLPS} & __m128 _mm_loadl_pi(__m128 a, __m64 *p) \\
\hline & void_mm_storel_pi(__m64 * p, __m128 a) \\
\hline MOVLHPS & __m128 _mm_movelh_ps(_m128 a, __m128 b) \\
\hline MOVMSKPD & int _mm_movemask_pd(__m128d a) \\
\hline MOVMSKPS & int _mm_movemask_ps(__m128 a) \\
\hline MOVNTDQA & __m128i _mm_stream_load_si128(__m128i *p) \\
\hline MOVNTDQ & void_mm_stream_si128(__m128i * p, __m128i a) \\
\hline MOVNTPD & void_mm_stream_pd(double * p, __m128d a) \\
\hline MOVNTPS & void_mm_stream_ps(float * p, __m128 a) \\
\hline MOVNTI & void_mm_stream_si32(int * p, int a) \\
\hline MOVNTQ & void_mm_stream_pi(__m64 * p, __m64 a) \\
\hline MOVQ & __m128i _mm_loadl_epi64(__m128i * p) \\
\hline
\end{tabular}

Table C-1. Simple Intrinsics (Contd.)
\begin{tabular}{|c|c|}
\hline \multirow[t]{2}{*}{Mnemonic} & Intrinsic \\
\hline & void_mm_storel_epi64(_m128i * p, _m128i a) \\
\hline & __m128i_mm_move_epi64(_m128ia) \\
\hline MOVQ2DQ & __m128i_mm_movpi64_epi64(__m64 a) \\
\hline \multirow[t]{3}{*}{MOVSD} & __m128d _mm_load_sd(double * p) \\
\hline & void_mm_store_sd(double * p, _m128d a) \\
\hline & __m128d_mm_move_sd(__m128d a,__m128d b) \\
\hline MOVSHDUP & __m128_mm_movehdup_ps(_m128 a) \\
\hline MOVSLDUP & __m128_mm_moveldup_ps(_m128 a) \\
\hline \multirow[t]{3}{*}{MOVSS} & __m128 _mm_load_ss(float * p) \\
\hline & void_mm_store_ss(float * p, __m128 a) \\
\hline & __m128 _mm_move_ss(_m128 a, _m128 b) \\
\hline \multirow[t]{2}{*}{MOVUPD} & __m128d_mm_loadu_pd(double * p) \\
\hline & void_mm_storeu_pd(double *p, __m128d a) \\
\hline \multirow[t]{2}{*}{MOVUPS} & __m128_mm_loadu_ps(float * p) \\
\hline & void_mm_storeu_ps(float *p, _m128 a) \\
\hline MPSADBW & __m128i_mm_mpsadbw_epu8(_m128i s1, __m128i s2, const int mask) \\
\hline MULPD & __m128d_mm_mul_pd(_m128d a, _m128d b) \\
\hline MULPS & __m128 _mm_mul_ss(_m128 a, _m128 b) \\
\hline MULSD & __m128d_mm_mul_sd(__m128d a, _m128d b) \\
\hline MULSS & __m128 _mm_mul_ss(_m128 a, _m128 b) \\
\hline MWAIT & void _mm_mwait(unsigned extensions, unsigned hints) \\
\hline ORPD & __m128d_mm_or_pd(__m128d a, __m128d b) \\
\hline ORPS & __m128 _mm_or_ps(_m128 a, _m128 b) \\
\hline \multirow[t]{2}{*}{PABSB} & _-m64_mm_abs_pi8 (_m64 a) \\
\hline & __m128i _mm_abs_epi8 (__m128i a) \\
\hline \multirow[t]{2}{*}{PABSD} & _m64 _mm_abs_pi32 (_m64 a) \\
\hline & __m128i_mm_abs_epi32 (_m128i a) \\
\hline \multirow[t]{2}{*}{PABSW} & _-m64 _mm_abs_pi16 (_m64 a) \\
\hline & __m128i_mm_abs_epi16 (_m128i a) \\
\hline PACKSSWB & __m128i_mm_packs_epi16(__m128i m1,_m128i m2) \\
\hline PACKSSWB & __m64_mm_packs_pi16(_m64 m1, _m64 m2) \\
\hline PACKSSDW & __m128i_mm_packs_epi32 (_m128i m1, _m128i m2) \\
\hline PACKSSDW & __m64 _mm_packs_pi32 (_m64 m1, _m64 m2) \\
\hline PACKUSDW & __m128i _mm_packus_epi32(_m128i m1, _m128i m2) \\
\hline PACKUSWB & __m128i_mm_packus_epi16(_m128i m1,_m128i m2) \\
\hline
\end{tabular}

Table C-1. Simple Intrinsics (Contd.)
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline PACKUSWB & __m64 _mm_packs_pu16(_m64 m1, __m64 m2) \\
\hline PADDB & __m128i _mm_add_epi8(__m128i m1, __m128i m2) \\
\hline PADDB & __m64 _mm_add_pi8(_m64 m1, __m64 m2) \\
\hline PADDW & __m128i _mm_add_epi16(__m128i m1, __m128i m2) \\
\hline PADDW & __m64 _mm_add_pi16(__m64 m1, __m64 m2) \\
\hline PADDD & __m128i _mm_add_epi32(_m128i m1, __m128i m2) \\
\hline PADDD & __m64 _mm_add_pi32(__m64 m1, __m64 m2) \\
\hline PADDQ & __m128i _mm_add_epi64(__m128i m1, __m128i m2) \\
\hline PADDQ & __m64 _mm_add_si64(__m64 m1, __m64 m2) \\
\hline PADDSB & __m128i _mm_adds_epi8(__m128i m1, __m128i m2) \\
\hline PADDSB & __m64 _mm_adds_pi8(__m64 m1, __m64 m2) \\
\hline PADDSW & __m128i _mm_adds_epi16(__m128i m1, __m128i m2) \\
\hline PADDSW & __m64 _mm_adds_pi16(__m64 m1, __m64 m2) \\
\hline PADDUSB & __m128i _mm_adds_epu8(__m128i m1, __m128i m2) \\
\hline PADDUSB & __m64 _mm_adds_pu8(__m64 m1, __m64 m2) \\
\hline PADDUSW & __m128i _mm_adds_epu16(__m128i m1, __m128i m2) \\
\hline PADDUSW & __m64 _mm_adds_pu16(__m64 m1, __m64 m2) \\
\hline PALIGNR & __m64 _mm_alignr_pi8 (__m64 a, __m64 b, int n) \\
\hline & __m128i _mm_alignr_epi8 (__m128i a, __m128i b, int n) \\
\hline PAND & __m128i _mm_and_si128(__m128i m1, __m128i m2) \\
\hline PAND & __m64 _mm_and_si64(__m64 m1, __m64 m2) \\
\hline PANDN & __m128i _mm_andnot_si128(__m128i m1, __m128i m2) \\
\hline PANDN & __m64 _mm_andnot_si64(__m64 m1, __m64 m2) \\
\hline PAUSE & void _mm_pause(void) \\
\hline PAVGB & __m128i _mm_avg_epu8(__m128i a, __m128i b) \\
\hline PAVGB & __m64 _mm_avg_pu8(__m64 a, __m64 b) \\
\hline PAVGW & __m128i _mm_avg_epu16(_m128i a, __m128i b) \\
\hline PAVGW & __m64 _mm_avg_pu16(__m64 a, __m64 b) \\
\hline PBLENDVB & __m128i _mm_blendv_epi (_m128i v1, __m128i v2, __m128i mask) \\
\hline PBLENDW & __m128i _mm_blend_epi16(__m128i v1, __m128i v2, const int mask) \\
\hline PCLMULQDQ & __m128i _mm_clmulepi64_si128 (__m128i, __m128i, const int) \\
\hline PCMPEQB & __m128i _mm_cmpeq_epi8(__m128i m1, __m128i m2) \\
\hline PCMPEQB & __m64 _mm_cmpeq_pi8(__m64 m1, __m64 m2) \\
\hline PCMPEQQ & __m128i _mm_cmpeq_epi64(__m128i a, __m128i b) \\
\hline PCMPEQW & __m128i _mm_cmpeq_epi16 (__m128i m1, __m128i m2) \\
\hline
\end{tabular}

Table C-1. Simple Intrinsics (Contd.)
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline PCMPEQW & __m64 _mm_cmpeq_pi16 (_m64 m1, _m64 m2) \\
\hline PCMPEQD & __m128i_mm_cmpeq_epi32(_m128i m1,_m128i m2) \\
\hline PCMPEQD & __m64 _mm_cmpeq_pi32(_m64 m1, _m64 m2) \\
\hline \multirow[t]{5}{*}{PCMPESTRI} & int _mm_cmpestri (_m128i a, int la, __m128i b, int lb, const int mode) \\
\hline & int _mm_cmpestra (__m128i a, int la, __m128i b, int lb, const int mode) \\
\hline & int _mm_cmpestrc (__m128i a, int la, __m128i b, int lb, const int mode) \\
\hline & int _mm_cmpestro (_m128i a, int la, __m128i b, int lb, const int mode) \\
\hline & int _mm_cmpestrs (__m128i a, int la, __m128i b , int lb, const int mode) \\
\hline & int _mm_cmpestrz (__m128i a, int la, __m128i b , int lb, const int mode) \\
\hline \multirow[t]{6}{*}{PCMPESTRM} & __m128i_mm_cmpestrm (__m128i a, int la, __m128i b, int lb, const int mode) \\
\hline & int _mm_cmpestra (_m128i a, int la, __m128i b , int lb, const int mode) \\
\hline & int _mm_cmpestrc (__m128i a, int la, __m128i b, int lb, const int mode) \\
\hline & int_mm_cmpestro (__m128i a, int la, __m128i b, int lb, const int mode) \\
\hline & int _mm_cmpestrs (__m128i a, int la, __m128i b , int lb, const int mode) \\
\hline & int _mm_cmpestrz (__m128i a, int la, __m128i b , int lb, const int mode) \\
\hline PCMPGTB & __m128i _mm_cmpgt_epi8 (__m128i m1,__m128i m2) \\
\hline PCMPGTB & __m64 _mm_cmpgt_pi8 (__m64 m1, _m64 m2) \\
\hline PCMPGTW & __m128i_mm_cmpgt_epi16(_m128i m1, _m128i m2) \\
\hline PCMPGTW & __m64_mm_cmpgt_pi16 (_m64 m1, _m64 m2) \\
\hline PCMPGTD & __m128i_mm_cmpgt_epi32(_m128im1,_m128i m2) \\
\hline PCMPGTD & __m64_mm_cmpgt_pi32(_m64 m1, _m64 m2) \\
\hline \multirow[t]{6}{*}{PCMPISTRI} & __m128i_mm_cmpestrm (__m128i a, int la, __m128i b, int lb, const int mode) \\
\hline & int _mm_cmpestra (_m128i a, int la, __m128i b , int lb, const int mode) \\
\hline & int _mm_cmpestrc (_m128i a, int la, __m128i b, int lb, const int mode) \\
\hline & int_mm_cmpestro (__m128i a, int la, __m128i b, int lb, const int mode) \\
\hline & int _mm_cmpestrs (__m128i a, int la, __m128i b, int lb, const int mode) \\
\hline & int _mm_cmpistrz (__m128i a, __m128i b, const int mode) \\
\hline \multirow[t]{6}{*}{PCMPISTRM} & __m128i_mm_cmpistrm (__m128i a, __m128i b, const int mode) \\
\hline & int _mm_cmpistra (__m128i a,_m128i b, const int mode) \\
\hline & int _mm_cmpistrc (__m128i a, __m128i b, const int mode) \\
\hline & int _mm_cmpistro (_m128i a, __m128i b, const int mode) \\
\hline & int _mm_cmpistrs (__m128i a, __m128i b, const int mode) \\
\hline & int _mm_cmpistrz (__m128i a, __m128i b, const int mode) \\
\hline PCMPGTQ & __m128i _mm_cmpgt_epi64(_m128i a,_m128i b) \\
\hline PEXTRB & int _mm_extract_epi8 (__m128i src, const int ndx) \\
\hline
\end{tabular}

Table C-1. Simple Intrinsics (Contd.)
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline PEXTRD & int _mm_extract_epi32 (__m128i src, const int ndx) \\
\hline PEXTRQ & __int64 _mm_extract_epi64 (__m128i src, const int ndx) \\
\hline PEXTRW & int _mm_extract_epi16(__m128i a, int n) \\
\hline PEXTRW & int _mm_extract_pi16(__m64 a, int n) \\
\hline & int _mm_extract_epi16 (__m128i src, int ndx) \\
\hline PHADDD & __m64 _mm_hadd_pi32 (__m64 a, __m64 b) \\
\hline & __m128i _mm_hadd_epi32 (__m128i a, __m128i b) \\
\hline PHADDSW & __m64 _mm_hadds_pi16 (_m64 a, __m64 b) \\
\hline & __m128i _mm_hadds_epi16 (__m128i a, __m128i b) \\
\hline PHADDW & __m64 _mm_hadd_pi16 (__m64 a, __m64 b) \\
\hline & __m128i _mm_hadd_epi16 (__m128i a, __m128i b) \\
\hline PHMINPOSUW & __m128i _mm_minpos_epu16( __m128i packed_words) \\
\hline PHSUBD & __m64 _mm_hsub_pi32 (__m64 a, __m64 b) \\
\hline & __m128i _mm_hsub_epi32 (__m128i a, _m128i b) \\
\hline PHSUBSW & __m64 _mm_hsubs_pi16 (__m64 a, __m64 b) \\
\hline & __m128i _mm_hsubs_epi16 (__m128i a, __m128i b) \\
\hline PHSUBW & __m64 _mm_hsub_pi16 (__m64 a, __m64 b) \\
\hline & __m128i _mm_hsub_epi16 (__m128i a, __m128i b) \\
\hline PINSRB & __m128i _mm_insert_epi8(__m128i s1, int s2, const int ndx) \\
\hline PINSRD & __m128i _mm_insert_epi32(_m128i s2, int s, const int ndx) \\
\hline PINSRQ & __m128i _mm_insert_epi64(__m128i s2, __int64 s, const int ndx) \\
\hline PINSRW & __m128i_mm_insert_epi16(__m128i a, int d, int n) \\
\hline PINSRW & __m64 _mm_insert_pi16(__m64 a, int d, int n) \\
\hline PMADDUBSW & __m64 _mm_maddubs_pi16 (__m64 a, __m64 b) \\
\hline & __m128i _mm_maddubs_epi16 (__m128i a, __m128i b) \\
\hline PMADDWD & __m128i _mm_madd_epi16(_m128i m1 __m128i m2) \\
\hline PMADDWD & __m64 _mm_madd_pi16(_m64 m1, __m64 m2) \\
\hline PMAXSB & __m128i _mm_max_epi8( __m128i a, __m128i b) \\
\hline PMAXSD & __m128i _mm_max_epi32( __m128i a, __m128i b) \\
\hline PMAXSW & __m128i _mm_max_epi16(__m128i a, __m128i b) \\
\hline PMAXSW & __m64 _mm_max_pi16(__m64 a, __m64 b) \\
\hline PMAXUB & __m128i _mm_max_epu8(__m128i a, __m128i b) \\
\hline PMAXUB & __m64 _mm_max_pu8(_m64 a, __m64 b) \\
\hline PMAXUD & __m128i _mm_max_epu32( __m128i a, __m128i b) \\
\hline PMAXUW & __m128i _mm_max_epu16( __m128i a, __m128i b) \\
\hline
\end{tabular}

Table C-1. Simple Intrinsics (Contd.)
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline PMINSB & _m128i_mm_min_epi8(__m128i a,_m128i b) \\
\hline PMINSD & __m128i_mm_min_epi32(__m128i a, _m128i b) \\
\hline PMINSW & __m128i_mm_min_epi16(__m128i a,_m128i b) \\
\hline PMINSW & __m64_mm_min_pi16(_m64 a, _m64 b) \\
\hline PMINUB & __m128i_mm_min_epu8(_m128i a, _m128i b) \\
\hline PMINUB & _-m64 _mm_min_pu8(_m64 a, _m64 b) \\
\hline PMINUD & __m128i _mm_min_epu32 ( _ m128i a, __m128i b) \\
\hline PMINUW & __m128i _mm_min_epu16 ( __m128i a, __m128i b) \\
\hline PMOVMSKB & int_mm_movemask_epi8(_m128i a) \\
\hline PMOVMSKB & int_mm_movemask_pi8(_m64 a) \\
\hline PMOVSXBW & __m128i_mm_cvtepi8_epi16( __m128i a) \\
\hline PMOVSXBD & __m128i_mm_cvtepi8_epi32(__m128ia) \\
\hline PMOVSXBQ & __m128i_mm_cvtepi8_epi64(__m128i a) \\
\hline PMOVSXWD & __m128i_mm_cvtepi16_epi32(__m128i a) \\
\hline PMOVSXWQ & __m128i_mm_cvtepi16_epi64(__m128i a) \\
\hline PMOVSXDQ & __m128i_mm_cvtepi32_epi64(__m128i a) \\
\hline PMOVZXBW & __m128i_mm_cvtepu8_epi16(__m128ia) \\
\hline PMOVZXBD & __m128i_mm_cvtepu8_epi32( _m128ia) \\
\hline PMOVZXBQ & __m128i_mm_cvtepu8_epi64( _m128ia) \\
\hline PMOVZXWD & __m128i_mm_cvtepu16_epi32(__m128ia) \\
\hline PMOVZXWQ & __m128i_mm_cvtepu16_epi64(__m128ia) \\
\hline PMOVZXDQ & _m128i_mm_cvtepu32_epi64(__m128ia) \\
\hline PMULDQ & __m128i_mm_mul_epi32(__m128i a, __m128i b) \\
\hline PMULHRSW & __m64 _mm_mulhrs_pi16 (_m64 a, _m64 b) \\
\hline & __m128i_mm_mulhrs_epi16 (__m128i a,_m128i b) \\
\hline PMULHUW & __m128i _mm_mulhi_epu16(_m128i a,_m128i b) \\
\hline PMULHUW & __m64 _mm_mulhi_pu16(__m64 a, _m64 b) \\
\hline PMULHW & __m128i _mm_mulhi_epi16(_m128i m1, _m128i m2) \\
\hline PMULHW & __m64_mm_mulhi_pi16(_m64 m1,__m64 m2) \\
\hline PMULLUD & __m128i _mm_mullo_epi32(__m128i a,_m128i b) \\
\hline PMULLW & __m128i_mm_mullo_epi16(__m128i m1, _m128i m2) \\
\hline PMULLW & __m64_mm_mullo_pi16(_m64 m1, _m64 m2) \\
\hline \multirow[t]{2}{*}{PMULUDQ} & _-m64 _mm_mul_su32(_m64 m1, _m64 m2) \\
\hline & __m128i_mm_mul_epu32(_m128i m1, _m128i m2) \\
\hline
\end{tabular}

INTEL \({ }^{\bullet}\) C/C++ COMPILER INTRINSICS AND FUNCTIONAL EQUIVALENTS

Table C-1. Simple Intrinsics (Contd.)
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline \multirow[t]{2}{*}{POPCNT} & int _mm_popent_u32(unsigned int a) \\
\hline & int64_t _mm_popcnt_u64(unsigned __int64 a) \\
\hline POR & __m64 _mm_or_si64(__m64 m1, __m64 m2) \\
\hline POR & __m128i _mm_or_si128(__m128i m1, __m128i m2) \\
\hline PREFETCHh & void _mm_prefetch(char *a, int sel) \\
\hline PSADBW & __m128i _mm_sad_epu8(__m128i a, __m128i b) \\
\hline PSADBW & __m64 _mm_sad_pu8(__m64 a, __m64 b) \\
\hline \multirow[t]{2}{*}{PSHUFB} & __m64 _mm_shuffle_pi8 (_m64 a, __m64 b) \\
\hline & __m128i _mm_shuffle_epi8 (__m128i a, __m128i b) \\
\hline PSHUFD & __m128i _mm_shuffle_epi32(__m128i a, int n) \\
\hline PSHUFHW & __m128i _mm_shufflehi_epi16(__m128i a, int n) \\
\hline PSHUFLW & __m128i _mm_shufflelo_epi16(__m128i a, int n) \\
\hline PSHUFW & __m64 _mm_shuffle_pi16(__m64 a, int n) \\
\hline \multirow[t]{2}{*}{PSIGNB} & __m64 _mm_sign_pi8 (__m64 a, __m64 b) \\
\hline & __m128i _mm_sign_epi8 (__m128i a, __m128i b) \\
\hline \multirow[t]{2}{*}{PSIGND} & __m64 _mm_sign_pi32 (__m64 a, __m64 b) \\
\hline & __m128i _mm_sign_epi32 (__m128i a, __m128i b) \\
\hline \multirow[t]{2}{*}{PSIGNW} & __m64 _mm_sign_pi16 (__m64 a, __m64 b) \\
\hline & __m128i _mm_sign_epi16 (__m128i a, __m128i b) \\
\hline PSLLW & __m128i _mm_sll_epi16(_m128i m, __m128i count) \\
\hline PSLLW & __m128i _mm_slli_epi16(__m128i m, int count) \\
\hline \multirow[t]{2}{*}{PSLLW} & __m64 _mm_sll_pi16(__m64 m, __m64 count) \\
\hline & __m64 _mm_slli_pi16(__m64 m, int count) \\
\hline \multirow[t]{2}{*}{PSLLD} & __m128i _mm_slli_epi32(__m128i m, int count) \\
\hline & __m128i _mm_sll_epi32(_m128i m, __m128i count) \\
\hline \multirow[t]{2}{*}{PSLLD} & __m64 _mm_slli_pi32(__m64 m, int count) \\
\hline & __m64 _mm_sll_pi32(__m64 m, _m64 count) \\
\hline \multirow[t]{2}{*}{PSLLQ} & __m64 _mm_sll_si64(__m64 m, __m64 count) \\
\hline & __m64 _mm_slli_si64(__m64 m, int count) \\
\hline \multirow[t]{2}{*}{PSLLQ} & __m128i _mm_sll_epi64(_m128i m, __m128i count) \\
\hline & __m128i _mm_slli_epi64(__m128i m, int count) \\
\hline PSLLDQ & __m128i _mm_slli_si128(__m128i m, int imm) \\
\hline \multirow[t]{2}{*}{PSRAW} & __m128i _mm_sra_epi16(__m128i m, __m128i count) \\
\hline & __m128i _mm_srai_epi16(__m128i m, int count) \\
\hline
\end{tabular}

Table C-1. Simple Intrinsics (Contd.)
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline \multirow[t]{2}{*}{PSRAW} & __m64 _mm_sra_pi16(_m64 m, __m64 count) \\
\hline & __m64 _mm_srai_pi16(_m64 m, int count) \\
\hline \multirow[t]{2}{*}{PSRAD} & __m128i_mm_sra_epi32 (__m128i m, __m128i count) \\
\hline & __m128i _mm_srai_epi32 (_m128i m, int count) \\
\hline \multirow[t]{2}{*}{PSRAD} & __m64 _mm_sra_pi32 (_m64 m, __m64 count) \\
\hline & __m64 _mm_srai_pi32 (_m64 m, int count) \\
\hline \multirow[t]{4}{*}{PSRLW} & _m128i _mm_srl_epi16 (_m128i m, _m128i count) \\
\hline & __m128i _mm_srli_epi16 (_m128i m, int count) \\
\hline & __m64 _mm_srl_pi16 (_m64 m, __m64 count) \\
\hline & __m64_mm_srli_pi16(_m64 m, int count) \\
\hline \multirow[t]{2}{*}{PSRLD} & __m128i_mm_srl_epi32 (__m128i m, _m128i count) \\
\hline & __m128i _mm_srli_epi32 (_m128i m, int count) \\
\hline \multirow[t]{2}{*}{PSRLD} & __m64 _mm_srl_pi32 (_m64 m, __m64 count) \\
\hline & __m64 _mm_srli_pi32 (__m64 m, int count) \\
\hline \multirow[t]{2}{*}{PSRLQ} & _-m128i _mm_srl_epi64 (__m128i m,_m128i count) \\
\hline & __m128i _mm_srli_epi64 (_m128i m, int count) \\
\hline \multirow[t]{2}{*}{PSRLQ} & __m64 _mm_srl_si64 (_m64 m, __m64 count) \\
\hline & __m64 _mm_srli_si64 (_m64 m, int count) \\
\hline PSRLDQ & __m128i_mm_srli_si128(_m128i m, int imm) \\
\hline PSUBB & __m128i_mm_sub_epi8(__m128i m1,__m128i m2) \\
\hline PSUBB & __m64_mm_sub_pi8(_m64 m1, _m64 m2) \\
\hline PSUBW & _-m128i_mm_sub_epi16(__m128i m1, _m128i m2) \\
\hline PSUBW & _-m64_mm_sub_pi16(_m64 m1, _m64 m2) \\
\hline PSUBD & _-m128i_mm_sub_epi32(_m128im1, _m128i m2) \\
\hline PSUBD & __m64_mm_sub_pi32(_m64 m1, _m64 m2) \\
\hline PSUBQ & __m128i_mm_sub_epi64(_m128i m1, _m128i m2) \\
\hline PSUBQ & __m64 _mm_sub_si64(_m64 m1, _m64 m2) \\
\hline PSUBSB & __m128i_mm_subs_epi8(_m128i m1,_m128im2) \\
\hline PSUBSB & __m64 _mm_subs_pi8(_m64 m1, _m64 m2) \\
\hline PSUBSW & __m128i_mm_subs_epi16(_m128i m1,_m128i m2) \\
\hline PSUBSW & _-m64 _mm_subs_pi16(__m64 m1, _m64 m2) \\
\hline PSUBUSB & _-m128i_mm_subs_epu8(_m128i m1, _m128i m2) \\
\hline PSUBUSB & __m64 _mm_subs_pu8(_m64 m1, _m64 m2) \\
\hline PSUBUSW & __m128i_mm_subs_epu16(_m128i m1,__m128i m2) \\
\hline PSUBUSW & __m64_mm_subs_pu16(_m64 m1,_m64 m2) \\
\hline
\end{tabular}

INTEL \({ }^{\circ}\) C/C++ COMPILER INTRINSICS AND FUNCTIONAL EQUIVALENTS

Table C-1. Simple Intrinsics (Contd.)
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline \multirow[t]{3}{*}{PTEST} & int _mm_testz_si128(__m128i s1, __m128i s2) \\
\hline & int _mm_testc_si128(__m128i s1, __m128i s2) \\
\hline & int _mm_testnzc_si128(__m128i s1, __m128i s2) \\
\hline PUNPCKHBW & __m64 _mm_unpackhi_pi8(__m64 m1, __m64 m2) \\
\hline PUNPCKHBW & __m128i _mm_unpackhi_epi8(__m128i m1, __m128i m2) \\
\hline PUNPCKHWD & __m64 _mm_unpackhi_pi16(_m64 m1,_m64 m2) \\
\hline PUNPCKHWD & __m128i _mm_unpackhi_epi16(__m128i m1, __m128i m2) \\
\hline PUNPCKHDQ & ___m64 _mm_unpackhi_pi32(_m64 m1, __m64 m2) \\
\hline PUNPCKHDQ & __m128i _mm_unpackhi_epi32(__m128i m1, __m128i m2) \\
\hline PUNPCKHQDQ & __m128i _mm_unpackhi_epi64(__m128i m1, __m128i m2) \\
\hline PUNPCKLBW & __m64 _mm_unpacklo_pi8 (__m64 m1, __m64 m2) \\
\hline PUNPCKLBW & __m128i _mm_unpacklo_epi8 (__m128i m1, __m128i m2) \\
\hline PUNPCKLWD & __m64 _mm_unpacklo_pi16(__m64 m1, __m64 m2) \\
\hline PUNPCKLWD & __m128i _mm_unpacklo_epi16(__m128i m1, __m128i m2) \\
\hline PUNPCKLDQ & __m64 _mm_unpacklo_pi32(__m64 m1, __m64 m2) \\
\hline PUNPCKLDQ & __m128i _mm_unpacklo_epi32(__m128i m1, __m128i m2) \\
\hline PUNPCKLQDQ & __m128i _mm_unpacklo_epi64(__m128i m1, __m128i m2) \\
\hline PXOR & __m64 _mm_xor_si64(__m64 m1, __m64 m2) \\
\hline PXOR & __m128i_mm_xor_si128(__m128i m1, __m128i m2) \\
\hline RCPPS & __m128_mm_rcp_ps(__m128 a) \\
\hline RCPSS & __m128_mm_rcp_ss(__m128 a) \\
\hline \multirow[t]{3}{*}{ROUNDPD} & __m128 mm_round_pd(__m128d s1, int iRoundMode) \\
\hline & __m128 mm_floor_pd(__m128d s1) \\
\hline & __m128 mm_ceil_pd(__m128d s1) \\
\hline \multirow[t]{3}{*}{ROUNDPS} & __m128 mm_round_ps(__m128 s1, int iRoundMode) \\
\hline & __m128 mm_floor_ps(__m128 s1) \\
\hline & __m128 mm_ceil_ps(_m128 s1) \\
\hline \multirow[t]{3}{*}{ROUNDSD} & __m128d mm_round_sd(__m128d dst, __m128d s1, int iRoundMode) \\
\hline & __m128d mm_floor_sd(__m128d dst, __m128d s1) \\
\hline & __m128d mm_ceil_sd(__m128d dst, __m128d s1) \\
\hline \multirow[t]{3}{*}{ROUNDSS} & __m128 mm_round_ss(__m128 dst, __m128 s1, int iRoundMode) \\
\hline & __m128 mm_floor_ss(__m128 dst, __m128 s1) \\
\hline & __m128 mm_ceil_ss(__m128 dst, __m128 s1) \\
\hline RSQRTPS & __m128 _mm_rsqrt_ps(__m128 a) \\
\hline RSQRTSS & __m128 _mm_rsqrt_ss(__m128 a) \\
\hline
\end{tabular}

Table C-1. Simple Intrinsics (Contd.)
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline SFENCE & void_mm_sfence(void) \\
\hline SHUFPD & __m128d _mm_shuffle_pd(_m128d a, _m128d b, unsigned int imm8) \\
\hline SHUFPS & __m128 _mm_shuffle_ps(__m128 a, _m128 b, unsigned int imm8) \\
\hline SQRTPD & __m128d_mm_sqrt_pd(_m128d a) \\
\hline SQRTPS & __m128 _mm_sqrt_ps(_m128 a) \\
\hline SQRTSD & __m128d_mm_sqrt_sd(_m128d a) \\
\hline SQRTSS & __m128 _mm_sqrt_ss(_m128 a) \\
\hline STMXCSR & _mm_getcsr(void) \\
\hline SUBPD & __m128d _mm_sub_pd(_m128d a, _m128d b) \\
\hline SUBPS & __m128 _mm_sub_ps(_m128 a, _m128 b) \\
\hline SUBSD & __m128d _mm_sub_sd(_m128d a, _m128d b) \\
\hline SUBSS & __m128 _mm_sub_ss(_m128 a, _m128 b) \\
\hline \multirow[t]{6}{*}{UCOMISD} & int _mm_ucomieq_sd(_m128d a, _-m128d b) \\
\hline & int _mm_ucomilt_sd(__m128d a, _m128d b) \\
\hline & int _mm_ucomile_sd(__m128d a, _m128d b) \\
\hline & int _mm_ucomigt_sd(_m128d a, _m128d b) \\
\hline & int _mm_ucomige_sd(_m128d a, _m128d b) \\
\hline & int _mm_ucomineq_sd(__m128d a, _m128d b) \\
\hline \multirow[t]{6}{*}{UCOMISS} & int _mm_ucomieq_ss(_m128 a, _m128 b) \\
\hline & int _mm_ucomilt_ss(__m128 a, _m128 b) \\
\hline & int _mm_ucomile_ss(_m128 a,_m128 b) \\
\hline & int_mm_ucomigt_ss(_m128 a, _m128 b) \\
\hline & int _mm_ucomige_ss(_m128 a, _m128 b) \\
\hline & int _mm_ucomineq_ss(_m128 a, _m128 b) \\
\hline UNPCKHPD & _-m128d_mm_unpackhi_pd(__m128d a, _m128d b) \\
\hline UNPCKHPS & __m128 _mm_unpackhi_ps(_m128 a, _m128 b) \\
\hline UNPCKLPD & _-m128d_mm_unpacklo_pd(__m128d a, __m128d b) \\
\hline UNPCKLPS & __m128 _mm_unpacklo_ps(_m128 a, _m128 b) \\
\hline XORPD & __m128d _mm_xor_pd(_m128d a, _m128d b) \\
\hline XORPS & __m128 _mm_xor_ps(_m128 a,_m128 b) \\
\hline
\end{tabular}

\section*{C. 2 COMPOSITE INTRINSICS}

Table C-2. Composite Intrinsics
\begin{tabular}{|c|c|}
\hline Mnemonic & Intrinsic \\
\hline (composite) & __m128i _mm_set_epi64(__m64 q1, __m64 q0) \\
\hline (composite) & __m128i _mm_set_epi32(int i3, int i2, int i1, int i0) \\
\hline (composite) & __m128i_mm_set_epi16(short w7,short w6, short w5, short w4, short w3, short w2, short w1,short w \(\overline{\text { O }}\) ) \\
\hline (composite) & __m128i _mm_set_epi8(char w15, char w14, char w13, char w12, char w11, char w10, char w9, char w8, char w7, char w6, char w5, char w4, char w3, char w2, char w1, char w0) \\
\hline (composite) & __m128i _mm_set1_epi64(__m64 q) \\
\hline (composite) & __m128i _mm_set1_epi32(int a) \\
\hline (composite) & __m128i _mm_set1_epi16(short a) \\
\hline (composite) & __m128i _mm_set1_epi8(char a) \\
\hline (composite) & __m128i _mm_setr_epi64(__m64 q1, __m64 q0) \\
\hline (composite) & __m128i _mm_setr_epi32(int i3, int i2, int i1, int i0) \\
\hline (composite) & __m128i_mm_setr_epi16(short w7,short w6, short w5, short w4, short w3, short w2, short w, short w0) \\
\hline (composite) & _m128i _mm_setr_epi8(char w15,char w14, char w13, char w12, char w11, char w10, char w9, char w8,char w7, char w6, char w5, char w4, char w3, char w2, char w1, char w0) \\
\hline (composite) & __m128i _mm_setzero_si128() \\
\hline (composite) & __m128_mm_set_ps1(float w) m128_mm_set1_ps(float w) \\
\hline (composite) & __m128cmm_set1_pd(double w) \\
\hline (composite) & __m128d _mm_set_sd(double w) \\
\hline (composite) & __m128d _mm_set_pd(double z, double y) \\
\hline (composite) & __m128 _mm_set_ps(float z, float y, float x, float w) \\
\hline (composite) & __m128d _mm_setr_pd(double \(z\), double y) \\
\hline (composite) & __m128 _mm_setr_ps(float z, float y, float x, float w) \\
\hline (composite) & __m128d _mm_setzero_pd(void) \\
\hline (composite) & __m128 _mm_setzero_ps(void) \\
\hline MOVSD +
shuffle & \[
\begin{aligned}
& \text { _m128d_mm_load_pd(double * p) } \\
& \text { _-m128d_mm_load1_pd(double *p) }
\end{aligned}
\] \\
\hline MOVSS + shuffle & _m128_mm_load_ps1(float * \({ }^{\text {_ } \mathrm{m} \text { ) }}\) \\
\hline MOVAPD + shuffle & __m128d _mm_loadr_pd(double * p) \\
\hline MOVAPS + shuffle & __m128 _mm_loadr_ps(float * p) \\
\hline MOVSD + shuffle & void _mm_store1_pd(double *p, __m128d a) \\
\hline
\end{tabular}

Table C-2. Composite Intrinsics (Contd.)
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{c|}{ Intrinsic } \\
\hline \begin{tabular}{l} 
MOVSSS + \\
shuffle
\end{tabular} & \begin{tabular}{l} 
void_mm_store_ps1(float * \(\mathrm{p}, \ldots \mathrm{m128}\) a) \\
void_mm_store1_ps(float *p,__m128 a)
\end{tabular} \\
\hline \begin{tabular}{l} 
MOVAPD + \\
shuffle
\end{tabular} & _mm_storer_pd(double * p,_m128d a) \\
\hline \begin{tabular}{l} 
MOVAPS + \\
shuffle
\end{tabular} & _mm_storer_ps(float * p,__m128 a) \\
\hline
\end{tabular}

\section*{Numerics}

0000, B-59
64-bit mode
control and debug registers, 2-15
default operand size, 2-15
direct memory-offset MOVs, 2-13
general purpose encodings, B-24
immediates, 2-14
introduction, 2-9
machine instructions, B-1
reg (reg) field, B-4
REX prefixes, 2-9, B-2
RIP-relative addressing, 2-14
SIMD encodings, B-54
special instruction encodings, B-94
summary table notation, 3-10

\section*{A}

AAA instruction, 3-23, 3-25
AAD instruction, 3-25
AAM instruction, 3-27
AAS instruction, 3-29
Access rights, segment descriptor, 3-565
ADC instruction, 3-31, 3-594
ADD instruction, 3-23, 3-35, 3-292, 3-594
ADDPD instruction, 3-38
ADDPS instruction, 3-40
Addressing methods
RIP-relative, 2-14
Addressing, segments, 1-6
ADDSD instruction, 3-42
ADDSS instruction, 3-44
ADDSUBPD instruction, 3-46
ADDSUBPS instruction, 3-49
AESDEC/AESDECLAST- Perform One Round of an AES
Decryption Flow, 3-58
AESIMC- Perform the AES InvMixColumn Transformation, 3-54
AESKEYGENASSIST - AES Round Key Generation Assist, 3-62
AND instruction, 3-64, 3-594
ANDNPD instruction, 3-71
ANDNPS instruction, 3-73
ANDPD instruction, 3-67
ANDPS instruction, 3-69
Arctangent, x87 FPU operation, 3-395
ARPL instruction, 3-75
authenticated code execution mode, 6-4

\section*{B}

Base (operand addressing), 2-4
BCD integers
packed, 3-292, 3-294, 3-333, 3-335
unpacked, 3-23, 3-25, 3-27, 3-29
Binary numbers, 1-6
Bit order, 1-4
bootstrap processor, 6-21, 6-28, 6-37, 6-39, 6-40
BOUND instruction, 3-89, 4-471
BOUND range exceeded exception (\#BR), 3-89, 4-471
Branch hints, 2-2
Brand information, 3-226
processor brand index, 3-229
processor brand string, 3-226
BSF instruction, 3-92
BSR instruction, 3-95
BSWAP instruction, 3-98
BT instruction, 3-100
BTC instruction, 3-103, 3-594
BTR instruction, 3-106, 3-594
BTS instruction, 3-109, 3-594
Byte order, 1-4

\section*{C}

Cache and TLB information, 3-219
Cache Inclusiveness, 3-201
Caches, invalidating (flushing), 3-529, 4-503
CALL instruction, 3-112
GETSEC, 6-3
CBW instruction, 3-131
CDQ instruction, 3-290
CDQE instruction, 3-131
CF (carry) flag, EFLAGS register, 3-35, 3-100, 3-103, 3-106, 3-109, 3-133, 3-142, 3-296, 3-495, 3-501, 3-746, 4-292, 4-362, 4-380, 4-384, 4-411, 4-425
CLC instruction, 3-133
CLD instruction, 3-134
CLFLUSH instruction, 3-135
CPUID flag, 3-218
CLI instruction, 3-137
CLTS instruction, 3-140
CMC instruction, 3-142
CMOVcc flag, 3-218
CMOVcc instructions, 3-143
CPUID flag, 3-218
CMP instruction, 3-150
CMPPD instruction, 3-153
CMPPS instruction, 3-163
CMPS instruction, 3-170, 4-318
CMPSB instruction, 3-170
CMPSD instruction, 3-170, 3-176
CMPSQ instruction, 3-170
CMPSS instruction, 3-182
CMPSW instruction, 3-170
CMPXCHG instruction, 3-188, 3-594
CMPXCHG16B instruction, 3-191 CPUID bit, 3-214
CMPXCHG8B instruction, 3-191 CPUID flag, 3-217
COMISD instruction, 3-194
COMISS instruction, 3-196
Compatibility mode
introduction, 2-9
see 64-bit mode
summary table notation, 3-11
Compatibility, software, 1-5
compilers
documentation, 1-9
Condition code flags, EFLAGS register, 3-143
Condition code flags, x87 FPU status word
flags affected by instructions, 3-18
setting, 3-445, 3-447, 3-450
Conditional jump, 3-544
Conforming code segment, 3-566
Constants (floating point), loading, 3-383
Control registers, moving values to and from, 3-650
Cosine, x87 FPU operation, 3-351, 3-420
CPL, 3-137, 4-475
CPUID instruction, 3-198, 3-218
36-bit page size extension, 3-218
AP-485, 1-9
APIC on-chip, 3-217
basic CPUID information, 3-199
cache and TLB characteristics, 3-200
CLFLUSH flag, 3-218
CLFLUSH instruction cache line size, 3-211
CMPXCHG16B flag, 3-214
CMPXCHG8B flag, 3-217
CPL qualified debug store, 3-214
debug extensions, CR4.DE, 3-217
debug store supported, 3-218
deterministic cache parameters leaf, 3-200, 3-202, 3-204, 3-205, 3-206
extended function information, 3-206
feature information, 3-216
FPU on-chip, 3-217
FSAVE flag, 3-218
FXRSTOR flag, 3-218
HT technology flag, 3-219
IA-32e mode available, 3-207
input limits for EAX, 3-208
L1 Context ID, 3-214
local APIC physical ID, 3-211
machine check architecture, 3-218
machine check exception, 3-217
memory type range registers, 3-217
MONITOR feature information, 3-224
MONITOR/MWAIT flag, 3-214
MONITOR/MWAIT leaf, 3-201, 3-202, 3-203, 3-204
MWAIT feature information, 3-224
page attribute table, 3-218
page size extension, 3-217
performance monitoring features, 3-225
physical address bits, 3-208
physical address extension, 3-217
power management, 3-224, 3-225
processor brand index, 3-211, 3-226
processor brand string, 3-207, 3-226
processor serial number, 3-200, 3-218
processor type field, 3-210
RDMSR flag, 3-217
returned in EBX, 3-211
returned in ECX \& EDX, 3-212
self snoop, 3-219
SpeedStep technology, 3-214
SS2 extensions flag, 3-219
SSE extensions flag, 3-219
SSE3 extensions flag, 3-214
SSSE3 extensions flag, 3-214
SYSENTER flag, 3-217
SYSEXIT flag, 3-217
thermal management, 3-224, 3-225
thermal monitor, 3-214, 3-218, 3-219
time stamp counter, 3-217
using CPUID, 3-198
vendor ID string, 3-208
version information, 3-199, 3-224
virtual 8086 Mode flag, 3-217
virtual address bits, 3-208
WRMSR flag, 3-217
CQO instruction, 3-290
CRO control register, 4-399
CS register, 3-114, 3-514, 3-533, 3-553, 3-645, 4-190
CVTDQ2PD instruction, 3-236
CVTDQ2PS instruction, 3-243
CVTPD2DQ instruction, 3-245
CVTPD2PI instruction, 3-248
CVTPD2PS instruction, 3-250
CVTPI2PD instruction, 3-253
CVTPI2PS instruction, 3-255
CVTPS2DQ instruction, 3-257, 3-258
CVTPS2PD instruction, 3-259
CVTPS2PI instruction, 3-262
CVTSD2SI instruction, 3-264
CVTSD2SS instruction, 3-266
CVTSI2SD instruction, 3-268
CVTSI2SS instruction, 3-270
CVTSS2SD instruction, 3-272
CVTSS2SI instruction, 3-274
CVTTPD2DQ instruction, 3-276
CVTTPD2PI instruction, 3-276, 3-279
CVTTPS2DQ instruction, 3-281
CVTTPS2PI instruction, 3-284
CVTTSD2SI instruction, 3-286
CVTTSS2SI instruction, 3-288
CWD instruction, 3-290
CWDE instruction, 3-131
C/C++ compiler intrinsics
compiler functional equivalents, C -1
composite, C-17
description of, 3-15
lists of, C-1
simple, C-2

\section*{D}

D (default operation size) flag, segment descriptor, 4-195
DAA instruction, 3-292
DAS instruction, 3-294
Debug registers, moving value to and from, 3-654
DEC instruction, 3-296, 3-594
Denormalized finite number, 3-450
Detecting and Enabling SMX
level 2, 6-2
DF (direction) flag, EFLAGS register, 3-134, 3-172,
3-505, 3-597, 3-714, 4-27, 4-366, 4-412
Displacement (operand addressing), 2-4
DIV instruction, 3-299
Divide error exception (\#DE), 3-299
DIVPD instruction, 3-303
DIVPS instruction, 3-305
DIVSD instruction, 3-307
DIVSS instruction, 3-309
DS register, 3-171, 3-574, 3-597, 3-714, 4-26, 4-27

\section*{E}

EDI register, 4-365, 4-412, 4-417
Effective address, 3-579
EFLAGS register
condition codes, 3-147, 3-342, 3-348
flags affected by instructions, 3-18
popping, 4-200
popping on return from interrupt, 3-533
pushing, 4-283
pushing on interrupts, 3-514
saving, 4-351
status flags, 3-150, 3-549, 4-372, 4-452
EIP register, 3-113, 3-514, 3-533, 3-553
EMMS instruction, 3-317
Encodings
See machine instructions, opcodes
ENTER instruction, 3-319
GETSEC, 6-4, 6-12
Error numbers
VM-instruction error field, 5-34
ES register, 3-574, 4-27, 4-365, 4-366, 4-417, 4-418
ESI register, 3-171, 3-597, 3-714, 4-26, 4-412
ESP register, 3-114, 4-190
Exceptions
BOUND range exceeded (\#BR), 3-89, 4-471
notation, 1-7
overflow exception (\#OF), 3-513
returning from, 3-533
GETSEC, 6-4, 6-6
Exponent, extracting from floating-point number, 3-468
Extract exponent and significand, x87 FPU operation , 3-468

\section*{F}

F2XM1 instruction, 3-325, 3-468
FABS instruction, 3-327
FADD instruction, 3-329
FADDP instruction, 3-329
Far pointer, loading, 3-573
Far return, RET instruction, 4-321
FBLD instruction, 3-333
FBSTP instruction, 3-335
FCHS instruction, 3-338
FCLEX instruction, 3-340
FCMOVcc instructions, 3-342
FCOM instruction, 3-344
FCOMI instruction, 3-348
FCOMIP instruction, 3-348
FCOMP instruction, 3-344
FCOMPP instruction, 3-344
FCOS instruction, 3-351
FDECSTP instruction, 3-353
FDIV instruction, 3-355
FDIVP instruction, 3-355
FDIVR instruction, 3-359
FDIVRP instruction, 3-359
Feature information, processor, 3-198
FFREE instruction, 3-363
FIADD instruction, 3-329
FICOM instruction, 3-364
FICOMP instruction, 3-364
FIDIV instruction, 3-355
FIDIVR instruction, 3-359
FILD instruction, 3-367
FIMUL instruction, 3-390
FINCSTP instruction, 3-369
FINIT instruction, 3-371
FINIT/FNINIT instructions, 3-412
FIST instruction, 3-373
FISTP instruction, 3-373
FISTTP instruction, 3-377
FISUB instruction, 3-437
FISUBR instruction, 3-441
FLD instruction, 3-380
FLD1 instruction, 3-383
FLDCW instruction, 3-385
FLDENV instruction, 3-387
FLDL2E instruction, 3-383
FLDL2T instruction, 3-383
FLDLG2 instruction, 3-383
FLDLN2 instruction, 3-383
FLDPI instruction, 3-383
FLDZ instruction, 3-383
Floating point instructions machine encodings, B-95
Floating-point exceptions SSE and SSE2 SIMD, 3-21
x87 FPU, 3-21
Flushing
caches, 3-529, 4-503
TLB entry, 3-531

INDEX

FMUL instruction, 3-390
FMULP instruction, 3-390
FNCLEX instruction, 3-340
FNINIT instruction, 3-371
FNOP instruction, 3-394
FNSAVE instruction, 3-412
FNSTCW instruction, 3-428
FNSTENV instruction, 3-387, 3-431
FNSTSW instruction, 3-434
FPATAN instruction, 3-395
FPREM instruction, 3-398
FPREM1 instruction, 3-401
FPTAN instruction, 3-404
FRNDINT instruction, 3-407
FRSTOR instruction, 3-409
FS register, 3-574
FSAVE instruction, 3-412
FSAVE/FNSAVE instructions, 3-409
FSCALE instruction, 3-416
FSIN instruction, 3-418
FSINCOS instruction, 3-420
FSQRT instruction, 3-423
FST instruction, 3-425
FSTCW instruction, 3-428
FSTENV instruction, 3-431
FSTP instruction, 3-425
FSTSW instruction, 3-434
FSUB instruction, 3-437
FSUBP instruction, 3-437
FSUBR instruction, 3-441
FSUBRP instruction, 3-441
FTST instruction, 3-445
FUCOM instruction, 3-447
FUCOMI instruction, 3-348
FUCOMIP instruction, 3-348
FUCOMP instruction, 3-447
FUCOMPP instruction, 3-447
FXAM instruction, 3-450
FXCH instruction, 3-452
FXRSTOR instruction, 3-454
CPUID flag, 3-218
FXSAVE instruction, 3-458, 4-497, 4-499, 4-513, 4-525, 4-532, 4-536, 4-541
CPUID flag, 3-218
FXTRACT instruction, 3-416, 3-468
FYL2X instruction, 3-470
FYL2XP1 instruction, 3-472

\section*{G}

GDT (global descriptor table), 3-586, 3-589
GDTR (global descriptor table register), 3-586, 4-376
General-purpose instructions
64-bit encodings, B-24
non-64-bit encodings, B-9
General-purpose registers
moving value to and from, 3-645
popping all, 4-195
pushing all, 4-280
GETSEC, 6-1, 6-3, 6-7
GS register, 3-574

\section*{H}

HADDPD instruction, 3-474, 3-476
HADDPS instruction, 3-477
Hexadecimal numbers, 1-6
HLT instruction, 3-481
HSUBPD instruction, 3-483
HSUBPS instruction, 3-486
Hyper-Threading Technology
CPUID flag, 3-219

\section*{I}

IA-32e mode
CPUID flag, 3-207
introduction, 2-9, 2-16
see 64-bit mode
see compatibility mode
IA32_SYSENTER_CS MSR, 4-443, 4-448
IA32_SYSENTER_EIP MSR, 4-443
IA32_SYSENTER_ESP MSR, 4-443
IDIV instruction, 3-490
IDT (interrupt descriptor table), 3-514, 3-586
IDTR (interrupt descriptor table register), 3-586, 4-394
IF (interrupt enable) flag, EFLAGS register, 3-137, 4-413
Immediate operands, 2-4
IMUL instruction, 3-494
IN instruction, 3-499
INC instruction, 3-501, 3-594
Index (operand addressing), 2-4
Initialization x87 FPU, 3-371
initiating logical processor, 6-4, 6-6, 6-12, 6-13, 6-27, 6-28
INS instruction, 3-504, 4-318
INSB instruction, 3-504
INSD instruction, 3-504
instruction encodings, B-89, B-98
Instruction format
base field, 2-4
description of reference information, 3-1
displacement, 2-4
immediate, 2-4
index field, 2-4
Mod field, 2-4
ModR/M byte, 2-4
opcode, 2-3
operands, 1-6
prefixes, 2-1
reg/opcode field, 2-4
r/m field, 2-4
scale field, 2-4
SIB byte, 2-4

See also: machine instructions, opcodes
Instruction reference, nomenclature, 3-1
Instruction set, reference, 3-1
INSW instruction, 3-504
INT 3 instruction, 3-513
Integer, storing, x87 FPU data type, 3-373
Intel 64 architecture
definition of, 1-3
instruction format, 2-1
relation to IA-32, 1-3
Intel developer link, 1-9
Intel NetBurst microarchitecture, 1-2
Intel software network link, 1-9
Intel VTune Performance Analyzer
related information, 1-9
Intel Xeon processor, 1-1
Intel \({ }^{\bullet}\) Trusted Execution Technology, 6-4
Inter-privilege level
call, CALL instruction, 3-113
return, RET instruction, 4-321
Interrupts
interrupt vector 4, 3-513
returning from, 3-533
software, 3-513
INTn instruction, 3-513
INTO instruction, 3-513
Intrinsics
compiler functional equivalents, \(\mathrm{C}-1\)
composite, C-17
description of, 3-15
list of, C-1
simple, C-2
INVD instruction, 3-529
INVLPG instruction, 3-531
IOPL (I/O privilege level) field, EFLAGS register, 3-137, 4-283, 4-413
IRET instruction, 3-533
IRETD instruction, 3-533

\section*{J}

Jcc instructions, 3-544
JMP instruction, 3-552
Jump operation, 3-552

\section*{L}

L1 Context ID, 3-214
LAHF instruction, 3-563
LAR instruction, 3-565
Last branch
interrupt \& exception recording
description of, 4-335
LDDQU instruction, 3-569
LDMXCSR instruction, 3-571
LDS instruction, 3-573
LDT (local descriptor table), 3-589
LDTR (local descriptor table register), 3-589, 4-397

LEA instruction, 3-579
LEAVE instruction, 3-582
LES instruction, 3-573
LFENCE instruction, 3-584
LFS instruction, 3-573
LGDT instruction, 3-586
LGS instruction, 3-573
LIDT instruction, 3-586
LLDT instruction, 3-589
LMSW instruction, 3-592
Load effective address operation, 3-579
LOCK prefix, 3-32, 3-36, 3-65, 3-104, 3-107, 3-110, 3-189, 3-296, 3-501, 3-594, 4-9, 4-14, 4-17, 4-363, 4-425, 4-507, 4-511, 4-519
Locking operation, 3-594
LODS instruction, 3-596, 4-318
LODSB instruction, 3-596
LODSD instruction, 3-596
LODSQ instruction, 3-596
LODSW instruction, 3-596
Log epsilon, x87 FPU operation, 3-470
Log (base 2), x87 FPU operation, 3-472
LOOP instructions, 3-600
LOOPcc instructions, 3-600
LSL instruction, 3-603
LSS instruction, 3-573
LTR instruction, 3-607

\section*{M}

Machine check architecture
CPUID flag, 3-218
description, 3-218
Machine instructions
64-bit mode, B-1
condition test (tttn) field, B-7
direction bit (d) field, B-8
floating-point instruction encodings, B-95
general description, B-1
general-purpose encodings, B-9-B-53
legacy prefixes, B-2
MMX encodings, B-55-B-58
opcode fields, B-2
operand size (w) bit, B-5
P6 family encodings, B-59
Pentium processor family encodings, B-53
reg (reg) field, B-3, B-4
REX prefixes, B-2
segment register (sreg) field, B-6
sign-extend (s) bit, B-5
SIMD 64-bit encodings, B-54
special 64-bit encodings, B-94
special fields, B-2
special-purpose register (eee) field, B-6
SSE encodings, B-60-B-69
SSE2 encodings, B-69-B-86
SSE3 encodings, B-87-B-89
SSSE3 encodings, B-89-B-93

VMX encodings, B-115-B-116, B-117-??
See also: opcodes
Machine status word, CRO register, 3-592, 4-399
MASKMOVDQU instruction, 3-610
MASKMOVQ instruction, 3-612
MAXPD instruction, 3-618
MAXPS instruction, 3-621
MAXSD instruction, 3-624
MAXSS instruction, 3-626
measured environment, 6-1
Measured Launched Environment, 6-1, 6-33
MFENCE instruction, 3-628
MINPD instruction, 3-630
MINPS instruction, 3-633
MINSD instruction, 3-636
MINSS instruction, 3-638
MLE, 6-1
MMX instructions
CPUID flag for technology, 3-218
encodings, B-55
Mod field, instruction format, 2-4
Model \& family information, 3-224
ModR/M byte, 2-4
16-bit addressing forms, 2-6
32-bit addressing forms of, 2-7
description of, 2-4
MONITOR instruction, 3-640
CPUID flag, 3-214
feature data, 3-224
MOV instruction, 3-643
MOV instruction (control registers), 3-650
MOV instruction (debug registers), 3-654, 3-662
MOVAPD instruction, 3-656
MOVAPS instruction, 3-659
MOVD instruction, 3-662
MOVDDUP instruction, 3-668
MOVDQ2Q instruction, 3-677
MOVDQA instruction, 3-671
MOVDQU instruction, 3-674
MOVHLPS instruction, 3-679
MOVHPD instruction, 3-681
MOVHPS instruction, 3-683
MOVLHP instruction, 3-685
MOVLHPS instruction, 3-685
MOVLPD instruction, 3-687
MOVLPS instruction, 3-689
MOVMSKPD instruction, 3-691
MOVMSKPS instruction, 3-693
MOVNTDQ instruction, 3-699
MOVNTI instruction, 3-701
MOVNTPD instruction, 3-703
MOVNTPS instruction, 3-705
MOVNTQ instruction, 3-707
MOVQ instruction, 3-662, 3-709
MOVQ2DQ instruction, 3-711
MOVS instruction, 3-713, 4-318
MOVSB instruction, 3-713
MOVSD instruction, 3-713, 3-718

MOVSHDUP instruction, 3-721
MOVSLDUP instruction, 3-724
MOVSQ instruction, 3-713
MOVSS instruction, 3-727
MOVSW instruction, 3-713
MOVSX instruction, 3-730
MOVSXD instruction, 3-730
MOVUPD instruction, 3-733
MOVUPS instruction, 3-736
MOVZX instruction, 3-739
MSRs (model specific registers)
reading, 4-301
MUL instruction, 3-27, 3-746
MULPD instruction, 3-749
MULPS instruction, 3-751
MULSD instruction, 3-753
MULSS instruction, 3-755
Multi-byte no operation, 4-9, 4-12, B-16
MVMM, 6-1, 6-6, 6-7, 6-49
MWAIT instruction, 3-757
CPUID flag, 3-214
feature data, 3-224

\section*{N}

NaN. testing for, 3-445
Near
return, RET instruction, 4-321
NEG instruction, 3-594, 4-9
NetBurst microarchitecture (see Intel NetBurst microarchitecture)
No operation, 4-9, 4-12, B-16
Nomenclature, used in instruction reference pages, 3-1
NOP instruction, 4-12
NOT instruction, 3-594, 4-14
Notation
bit and byte order, 1-4
exceptions, 1-7
hexadecimal and binary numbers, 1-6
instruction operands, 1-6
reserved bits, 1-5
segmented addressing, 1-6
Notational conventions, 1-4
NT (nested task) flag, EFLAGS register, 3-533

\section*{0}

OF (carry) flag, EFLAGS register, 3-495
OF (overflow) flag, EFLAGS register, 3-35, 3-513, 3-746, 4-362, 4-380, 4-384, 4-425
Opcode format, 2-3
Opcodes
addressing method codes for, A-2
extensions, A-20
extensions tables, A-21
group numbers, A-20
integers
one-byte opcodes, A-10
two-byte opcodes, A-12
key to abbreviations, A-2
look-up examples, A-5, A-20, A-23
ModR/M byte, A-20
one-byte opcodes, A-5, A-10
opcode maps, A-1
operand type codes for, A-3
register codes for, A-4
superscripts in tables, A-8
two-byte opcodes, A-5, A-6, A-7, A-12
VMX instructions, B-115, B-117
x87 ESC instruction opcodes, A-23
Operands, 1-6
OR instruction, 3-594, 4-16
ORPD instruction, 4-19
ORPS instruction, 4-21
OUT instruction, 4-23
OUTS instruction, 4-26, 4-318
OUTSB instruction, 4-26
OUTSD instruction, 4-26
OUTSW instruction, 4-26
Overflow exception (\#OF), 3-513

\section*{P}

P6 family processors
description of, 1-1
machine encodings, B-59
PABSB instruction, 4-32
PABSD instruction, 4-32
PABSW instruction, 4-32
PACKSSDW instruction, 4-36
PACKSSWB instruction, 4-36
PACKUSWB instruction, 4-43
PADDB instruction, 4-46
PADDD instruction, 4-46
PADDQ instruction, 4-50
PADDSB instruction, 4-52
PADDSW instruction, 4-52
PADDUSB instruction, 4-55
PADDUSW instruction, 4-55
PADDW instruction, 4-46
PALIGNR instruction, 4-58
PAND instruction, 4-60
PANDN instruction, 4-62
GETSEC, 6-5
PAUSE instruction, 4-64
PAVGB instruction, 4-66
PAVGW instruction, 4-66
PCE flag, CR4 register, 4-305
PCMPEQB instruction, 4-79
PCMPEQD instruction, 4-79
PCMPEQW instruction, 4-79
PCMPGTB instruction, 4-89
PCMPGTD instruction, 4-89
PCMPGTW instruction, 4-89
PE (protection enable) flag, CRO register, 3-592

Pending break enable, 3-219
Pentium 4 processor, 1-1
Pentium II processor, 1-2
Pentium III processor, 1-2
Pentium Pro processor, 1-2
Pentium processor, 1-1
Pentium processor family processors machine encodings, B-53
Performance-monitoring counters
CPUID inquiry for, 3-225
PEXTRW instruction, 4-102
PHADDD instruction, 4-106
PHADDSW instruction, 4-109
PHADDW instruction, 4-106
PHSUBD instruction, 4-113
PHSUBSW instruction, 4-116
PHSUBW instruction, 4-113
Pi, 3-383
PINSRW instruction, 4-121, 4-223
PMADDUBSW instruction, 4-124
PMADDUDSW instruction, 4-124
PMADDWD instruction, 4-126
PMAXSW instruction, 4-134
PMAXUB instruction, 4-137
PMINSW instruction, 4-149
PMINUB instruction, 4-152
PMOVMSKB instruction, 4-155
PMULHRSW instruction, 4-171
PMULHUW instruction, 4-174
PMULHW instruction, 4-177
PMULLW instruction, 4-182
PMULUDQ instruction, 4-185
POP instruction, 4-188
POPA instruction, 4-195
POPAD instruction, 4-195
POPF instruction, 4-200
POPFD instruction, 4-200
POPFQ instruction, 4-200
POR instruction, 4-204
PREFETCHh instruction, 4-206
Prefixes
Address-size override prefix, 2-2
Branch hints, 2-2
branch hints, 2-2
instruction, description of, 2-1
legacy prefix encodings, B-2
LOCK, 2-2, 3-594
Operand-size override prefix, 2-2
REP or REPE/REPZ, 2-2
REPNE/REPNZ, 2-2
REP/REPE/REPZ/REPNE/REPNZ, 4-316
REX prefix encodings, B-2
Segment override prefixes, 2-2
PSADBW instruction, 4-209
Pseudo-functions
VMfail, 5-2
VMfaillnvalid, 5-2
VMfailValid, 5-2

INDEX

VMsucceed, 5-2
PSHUFB instruction, 4-212
PSHUFD instruction, 4-215
PSHUFHW instruction, 4-217
PSHUFLW instruction, 4-219
PSHUFW instruction, 4-221
PSIGNB instruction, 4-223
PSIGND instruction, 4-223
PSIGNW instruction, 4-223
PSLLD instruction, 4-230
PSLLDQ instruction, 4-228
PSLLQ instruction, 4-230
PSLLW instruction, 4-230
PSRAD instruction, 4-237
PSRAW instruction, 4-237
PSRLD instruction, 4-244
PSRLDQ instruction, 4-242
PSRLQ instruction, 4-244
PSRLW instruction, 4-244
PSUBB instruction, 4-250
PSUBD instruction, 4-250
PSUBQ instruction, 4-254
PSUBSB instruction, 4-256
PSUBSW instruction, 4-256
PSUBUSB instruction, 4-259
PSUBUSW instruction, 4-259
PSUBW instruction, 4-250
PUNPCKHBW instruction, 4-264
PUNPCKHDQ instruction, 4-264
PUNPCKHQDQ instruction, 4-264
PUNPCKHWD instruction, 4-264
PUNPCKLBW instruction, 4-270
PUNPCKLDQ instruction, 4-270
PUNPCKLQDQ instruction, 4-270
PUNPCKLWD instruction, 4-270
PUSH instruction, 4-275
PUSHA instruction, 4-280
PUSHAD instruction, 4-280
PUSHF instruction, 4-283
PUSHFD instruction, 4-283
PXOR instruction, 4-286

\section*{R}

RC (rounding control) field, x87 fPU control word, 3-374, 3-383, 3-425
RCL instruction, 4-288
RCPPS instruction, 4-296
RCPSS instruction, 4-299
RCR instruction, 4-288
RDMSR instruction, 4-301, 4-305, 4-312
CPUID flag, 3-217
RDPMC instruction, 4-303
RDTSC instruction, 4-309, 4-312, 4-314
Reg/opcode field, instruction format, 2-4
Related literature, 1-8
Remainder, x87 FPU operation, 3-401

REP/REPE/REPZ/REPNE/REPNZ prefixes, 3-172, 3-505, 4-27, 4-316
Reserved
use of reserved bits, 1-5
Responding logical processor, 6-6
responding logical processor, 6-4, 6-5, 6-6
RET instruction, 4-321
REX prefixes
addressing modes, 2-11
and INC/DEC, 2-10
encodings, 2-10, B-2
field names, 2-11
ModR/M byte, 2-10
overview, 2-9
REX.B, 2-10
REX.R, 2-10
REX.W, 2-10
special encodings, 2-13
RIP-relative addressing, 2-14
ROL instruction, 4-288
ROR instruction, 4-288
Rounding
modes, floating-point operations, 4-335
Rounding control ( RC ) field
MXCSR register, 4-335
x87 fPU control word, 4-335
Rounding, round to integer, x87 FPU operation, 3-407
RPL field, 3-75
RSM instruction, 4-344
RSQRTPS instruction, 4-346
RSQRTSS instruction, 4-349
\(\mathrm{R} / \mathrm{m}\) field, instruction format, 2-4

\section*{S}

Safer Mode Extensions, 6-1
SAHF instruction, 4-351
SAL instruction, 4-353
SAR instruction, 4-353
SBB instruction, 3-594, 4-361
Scale (operand addressing), 2-4
Scale, x87 FPU operation, 3-416
Scan string instructions, 4-365
SCAS instruction, 4-318, 4-365
SCASB instruction, 4-365
SCASD instruction, 4-365
SCASW instruction, 4-365
Segment
descriptor, segment limit, 3-603
limit, 3-603
registers, moving values to and from, 3-645
selector, RPL field, 3-75
Segmented addressing, 1-6
Self Snoop, 3-219
GETSEC, 6-2, 6-4, 6-6
SENTER sleep state, 6-12
SETcc instructions, 4-370
GETSEC, 6-5

SF (sign) flag, EfLAGS register, 3-35
SFENCE instruction, 4-375
SGDT instruction, 4-376
SHAF instruction, 4-351
Shift instructions, 4-353
SHL instruction, 4-353
SHLD instruction, 4-379
SHR instruction, 4-353
SHRD instruction, 4-383
SHUFPD instruction, 4-387
SHUFPS instruction, 4-390
SIB byte, 2-4
32-bit addressing forms of, 2-8
description of, 2-4
SIDT instruction, 4-376, 4-394
Significand, extracting from floating-point number, 3-468
SIMD floating-point exceptions, unmasking, effects of , 3-571
Sine, x87 FPU operation, 3-418, 3-420
SINIT, 6-5
SLDT instruction, 4-397
GETSEC, 6-5
SMSW instruction, 4-399
SpeedStep technology, 3-214
SQRTPD instruction, 4-402
SQRTPS instruction, 4-404
SQRTSD instruction, 4-407
SQRTSS instruction, 4-409
Square root, Fx87 PU operation, 3-423
SS register, 3-574, 3-645, 4-190
SSE extensions
cacheability instruction encodings, B-68
CPUID flag, 3-219
floating-point encodings, B-60
instruction encodings, B-60
integer instruction encodings, B-67
memory ordering encodings, B-68
SSE2 extensions
cacheability instruction encodings, B-86
CPUID flag, 3-219
floating-point encodings, B-70
integer instruction encodings, B-79
SSE3
CPUID flag, 3-214
SSE3 extensions
CPUID flag, 3-214
event mgmt instruction encodings, B-88
floating-point instruction encodings, B-87
integer instruction encodings, B-88, B-89
SSSE3 extensions, B-89, B-98
CPUID flag, 3-214
Stack, pushing values on, 4-275
Status flags, EFLAGS register, 3-147, 3-150, 3-342, 3-348, 3-549, 4-372, 4-452
STC instruction, 4-411
STD instruction, 4-412
Stepping information, 3-224

STI instruction, 4-413
STMXCSR instruction, 4-416
STOS instruction, 4-318, 4-417
STOSB instruction, 4-417
STOSD instruction, 4-417
STOSQ instruction, 4-417
STOSW instruction, 4-417
STR instruction, 4-422
String instructions, 3-170, 3-504, 3-596, 3-713, 4-26, 4-365, 4-417
SUB instruction, 3-29, 3-294, 3-594, 4-424
SUBPD instruction, 4-427
SUBSS instruction, 4-434
SWAPGS instruction, 4-436
SYSCALL instruction, 4-438
SYSENTER instruction, 4-440
CPUID flag, 3-217
SYSEXIT instruction, 4-445
CPUID flag, 3-217
SYSRET instruction, 4-449

\section*{T}

Tangent, x87 FPU operation, 3-404
Task register
loading, 3-607
storing, 4-422
Task switch
CALL instruction, 3-113
return from nested task, IRET instruction, 3-533
TEST instruction, 4-451, 4-493
Thermal Monitor
CPUID flag, 3-219
Thermal Monitor 2, 3-214
CPUID flag, 3-214
Time Stamp Counter, 3-217
Time-stamp counter, reading, 4-312, 4-314
TLB entry, invalidating (flushing), 3-531
Trusted Platform Module, 6-6
TS (task switched) flag, CRO register, 3-140
TSD flag, CR4 register, 4-312, 4-314
TSS, relationship to task register, 4-422

\section*{U}

UCOMISD instruction, 4-454
UCOMISS instruction, 4-456
UD2 instruction, 4-458
Undefined, format opcodes, 3-445
Unordered values, 3-344, 3-445, 3-447
UNPCKHPD instruction, 4-459
UNPCKHPS instruction, 4-462
UNPCKLPD instruction, 4-465
UNPCKLPS instruction, 4-468

\section*{V}

VERR instruction, 4-475
Version information, processor, 3-198

VERW instruction, 4-475
VEX, 3-4
VEX.B, 3-4
VEX.L, 3-4
VEX.mmmmm, 3-4
VEX.pp, 3-5
VEX.R, 3-6
VEX.vvvv, 3-4
VEX.W, 3-4
VEX.X, 3-4
Virtual Machine Monitor, 6-1
VM (virtual 8086 mode) flag, EFLAGS register, 3-533
VMCALL instruction, 5-1
VMCLEAR instruction, 5-1
VMCS
error numbers, 5-34
VM-instruction error field, 5-34
VMLAUNCH instruction, 5-1
VMM, 6-1
VMPTRLD instruction, 5-1
VMPTRST instruction, 5-1
VMREAD instruction, 5-1
VMRESUME instruction, 5-1, 5-2
VMWRITE instruction, 5-1
VMXOFF instruction, 5-1
VMXON instruction, 5-2

\section*{w}

WAIT/FWAIT instructions, 4-501
GETSEC, 6-6
WBINVD instruction, 4-503
WBINVD/INVD bit, 3-201
Write-back and invalidate caches, 4-503
WRMSR instruction, 4-505
CPUID flag, 3-217

\section*{\(x\)}
x87 FPU
checking for pending x87 FPU exceptions, 4-501
constants, 3-383
initialization, 3-371
instruction opcodes, A-23
x87 FPU control word
loading, 3-385, 3-387
RC field, 3-374, 3-383, 3-425
restoring, 3-409
saving, 3-412, 3-431
storing, 3-428
x87 FPU data pointer, 3-387, 3-409, 3-412, 3-431
x87 FPU instruction pointer, 3-387, 3-409, 3-412, 3-431
x87 FPU last opcode, 3-387, 3-409, 3-412, 3-431
x87 FPU status word
condition code flags, 3-344, 3-364, 3-445, 3-447, 3-450
loading, 3-387
restoring, 3-409
saving, 3-412, 3-431, 3-434
TOP field, 3-369
x87 FPU flags affected by instructions, 3-18
x87 FPU tag word, 3-387, 3-409, 3-412, 3-431
XADD instruction, 3-594, 4-507
XCHG instruction, 3-594, 4-510
XFEATURE_ENABLED_MASK, 4-513, 4-526, 4-532, 4-536, 4-537, 4-541, 4-542
XGETBV, 4-513, 4-525, B-59
XLAB instruction, 4-515
XLAT instruction, 4-515
XOR instruction, 3-594, 4-518
XORPD instruction, 4-521
XORPS instruction, 4-523
XRSTOR, 4-533, 4-537, B-59
XSAVE, 4-513, 4-514, 4-525, 4-526, 4-527, 4-528, 4-529, 4-530, 4-532, 4-533, 4-534, 4-535, 4-536, 4-537, 4-539, 4-540, 4-542, B-59
XSETBV, 4-536, 4-541, B-59

\section*{Z}

ZF (zero) flag, EFLAGS register, 3-188, 3-565, 3-600, 3-603, 4-318, 4-475```


[^0]:    For $\mathrm{i}=2$ to 62 // sub-leaf 1 is reserved IF (CPUID.(EAX=0DH, ECX=0):VECTOR[i] = 1 ) // VECTOR is the 64-bit value of EDX:EAX Execute CPUID.(EAX=0DH, ECX = i) to examine size and offset for sub-leaf $i$; FI;

[^1]:    Different assemblers may use different algorithms based on the size attribute and symbolic reference of the source operand.

[^2]:    1. If alignment checking is enabled (CRO.AM $=1, R F L A G S . A C=1$, and $C P L=3$ ), an alignment-check exception (\#AC) may or may not be generated (depending on processor implementation) when the operand is not aligned on an 8-byte boundary.
[^3]:    1. $\operatorname{ModRM} . \mathrm{MOD}=011 \mathrm{~B}$ required
[^4]:    1. ModRM.MOD $=011 \mathrm{~B}$ is not permitted
[^5]:    1. ModRM.MOD $=011 \mathrm{~B}$ is not permitted
